Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 344 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 344 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 340Page - Renesas Technology Corp SH7014 Datasheet HTML 341Page - Renesas Technology Corp SH7014 Datasheet HTML 342Page - Renesas Technology Corp SH7014 Datasheet HTML 343Page - Renesas Technology Corp SH7014 Datasheet HTML 344Page - Renesas Technology Corp SH7014 Datasheet HTML 345Page - Renesas Technology Corp SH7014 Datasheet HTML 346Page - Renesas Technology Corp SH7014 Datasheet HTML 347Page - Renesas Technology Corp SH7014 Datasheet HTML 348Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 344 / 754 page
background image
12. Serial Communication Interface (SCI)
Rev.5.00 Sep. 27, 2007 Page 310 of 716
REJ09B0398-0500
Bit 7
⎯Communication Mode (C/A): Selects whether the SCI operates in the asynchronous or
clock synchronous mode.
Bit 7
C/
A
Description
0
Asynchronous mode
(initial value)
1
Clocked synchronous mode
Bit 6
⎯Character Length (CHR): Selects 7-bit or 8-bit data in the asynchronous mode. In the
clock synchronous mode, the data length is always eight bits, regardless of the CHR setting.
Bit 6
CHR
Description
0
Eight-bit data
(initial value)
1
Seven-bit data*
Note:
*
When 7-bit data is selected, the MSB (bit 7) of the transmit data register is not
transmitted.
Bit 5
⎯Parity Enable (PE): Selects whether to add a parity bit to transmit data and to check the
parity of receive data, in the asynchronous mode. In the clock synchronous mode, a parity bit is
neither added nor checked, regardless of the PE setting.
Bit 5
PE
Description
0
Parity bit not added or checked
(initial value)
1
Parity bit added and checked*
Note:
*
When PE is set to 1, an even or odd parity bit is added to transmit data, depending on
the parity mode (O/
E) setting. Receive data parity is checked according to the even/odd
(O/
E) mode setting.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com