| Electronic Components Datasheet Search |
|
4502 Datasheet(PDF) 89 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
4502 Datasheet(HTML) 89 Page - Renesas Technology Corp |
|
89 / 214 page ![]() Skip condition Number of cycles Number of words Instruction code D9 D0 Flag CY 2 16 Skip condition Number of cycles Number of words Instruction code D9 D0 Flag CY 2 16 Skip condition Number of cycles Number of words Instruction code D9 D0 Flag CY 2 16 Skip condition Number of cycles Number of words Instruction code D9 D0 Flag CY 2 16 INSTRUCTIONS 1-77 4502 Group HARDWARE Rev.2.01 Feb 02, 2005 REJ09B0193-0201 TAB (Transfer data to Accumulator from register B) 0000011110 01E 11 – – Grouping: Other operation Description: Transfers the contents of register B to reg- ister A. TAB1 (Transfer data to Accumulator and register B from timer 1) 1001110000 270 11 – – Grouping: Timer operation Description: Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A. Operation: (B) ← (T17–T14) (A) ← (T13–T10) TAB2 (Transfer data to Accumulator and register B from timer 2) 1001110001 271 11 – – Grouping: Timer operation Description: Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A. Operation: (B) ← (T27–T24) (A) ← (T23–T20) Operation: (A) ← (B) TABAD (Transfer data to Accumulator and register B from register AD) 1001111001 279 11 –– Grouping: A/D conversion operation Description: In the A/D conversion mode (Q13 = 0), trans- fers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high- order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3– AD0) of comparator register to register A. Operation: In A/D conversion mode (Q13 = 0), (B) ← (AD9–AD6) (A) ← (AD5–AD2) In comparator mode (Q13 = 1), (B) ← (AD7–AD4) (A) ← (AD3–AD0) (Q13 : bit 3 of A/D control register Q1) MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |