Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 561 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 561 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 557Page - Renesas Technology Corp SH7713 Datasheet HTML 558Page - Renesas Technology Corp SH7713 Datasheet HTML 559Page - Renesas Technology Corp SH7713 Datasheet HTML 560Page - Renesas Technology Corp SH7713 Datasheet HTML 561Page - Renesas Technology Corp SH7713 Datasheet HTML 562Page - Renesas Technology Corp SH7713 Datasheet HTML 563Page - Renesas Technology Corp SH7713 Datasheet HTML 564Page - Renesas Technology Corp SH7713 Datasheet HTML 565Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 561 / 904 page
background image
Section 15 Realtime Clock (RTC)
Rev.1.50 Aug. 30, 2006 Page 521 of 860
REJ09B0288-0150
Bit
Bit Name
Initial Value
R/W
Description
6
5
—
—
0
0
R
R
Reserved
These bits are always read as 0. The write value
should always be 0.
4
CIE
0
R/W
Carry Interrupt Enable Flag
When the carry flag (CF) is set to 1, the CIE bit
enables interrupts.
0: A carry interrupt is not generated when the CF
flag is set to 1
1: A carry interrupt is generated when the CF flag
is set to 1
3
AIE
0
R/W
Alarm Interrupt Enable Flag
When the alarm flag (AF) is set to 1, the AIE bit
allows interrupts.
0: An alarm interrupt is not generated when the
AF flag is set to 1
1: An alarm interrupt is generated when the AF
flag is set to 1
2
1
—
—
0
0
R
R
Reserved
These bits are always read as 0. The write value
should always be 0.
0
AF
0
R/W
Alarm Flag
The AF flag is set to 1 when the alarm time set in
an alarm register (only registers with the ENB bit
of the corresponding alarm registers and YAEN
bit in RCR3 set to 1) matches the clock and
calendar time. This flag is cleared to 0 when 0 is
written, but holds the previous value when 1 is to
be written.
0: Clock/calendar and alarm register have not
matched.
Clearing condition: When 0 is written to AF
1: Clock/calendar and alarm register have
matched.
Setting condition: Clock/calendar and alarm
register have matched (only registers with the
ENB bit and YAEN bit in RCR3 set to 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com