Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 593 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 593 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 589Page - Renesas Technology Corp SH7713 Datasheet HTML 590Page - Renesas Technology Corp SH7713 Datasheet HTML 591Page - Renesas Technology Corp SH7713 Datasheet HTML 592Page - Renesas Technology Corp SH7713 Datasheet HTML 593Page - Renesas Technology Corp SH7713 Datasheet HTML 594Page - Renesas Technology Corp SH7713 Datasheet HTML 595Page - Renesas Technology Corp SH7713 Datasheet HTML 596Page - Renesas Technology Corp SH7713 Datasheet HTML 597Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 593 / 904 page
background image
Section 16 Serial Communication Interface with FIFO (SCIF)
Rev.1.50 Aug. 30, 2006 Page 553 of 860
REJ09B0288-0150
16.3.8
Bit Rate Register (SCBRR)
SCBRR is an 8-bit register that sets the serial transfer bit rate in accordance with the baud rate
generator operating clock selected by bits CKS1 and CKS0 in SCSMR.
SCBRR can be read or written to by the CPU at all times.
SCBRR is initialized to H'FF by a power-on reset or manual reset. It is not initialized in standby
mode or in the module standby state, and retains its contents.
The SCBRR setting is found from the following equation.
Asynchronous mode:
N =
P
φ
64
×22n–1 × B
× 106 – 1
Clock synchronous mode:
N =
P
φ
8
× 22n–1 × B
× 106 – 1
Where
B:
Bit rate (bits/s)
N:
SCBRR setting for baud rate generator (0
≤ N ≤ 255)
P
φ:
Peripheral module operating frequency (MHz)
n:
Baud rate generator input clock (n = 0 to 3)
(See table 16.2 for the relation between n and the clock.)
Table 16.2
Relationship between n and Clock
SCSMR Setting
n
Clock
CKS1
CKS0
0
P
φ
0
0
1
P
φ/4
0
1
2
P
φ/16
1
0
3
P
φ/64
1
1
The bit rate error in asynchronous mode is found from the following equation:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com