Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 616 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 616 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 612Page - Renesas Technology Corp SH7713 Datasheet HTML 613Page - Renesas Technology Corp SH7713 Datasheet HTML 614Page - Renesas Technology Corp SH7713 Datasheet HTML 615Page - Renesas Technology Corp SH7713 Datasheet HTML 616Page - Renesas Technology Corp SH7713 Datasheet HTML 617Page - Renesas Technology Corp SH7713 Datasheet HTML 618Page - Renesas Technology Corp SH7713 Datasheet HTML 619Page - Renesas Technology Corp SH7713 Datasheet HTML 620Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 616 / 904 page
background image
Section 16 Serial Communication Interface with FIFO (SCIF)
Rev.1.50 Aug. 30, 2006 Page 576 of 860
REJ09B0288-0150
2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive
transmit operations are performed until there is no transmit data left in SCFTDR. When the
number of transmit data bytes in SCFTDR falls to or below the transmit trigger number set in
SCFCR, the TDFE flag is set. If the TIE bit in SCSCR is set to 1 at this time, a transmit-FIFO-
data-empty interrupt (TXI) request is generated. If and external clock is specified, the SCIF
outputs data in synchronization with the input clock. Serial transmit data is output in order
from LSB to MSB from the TxD pin.
3. The SCIF checks the SCFTDR transmit data at the timing for sending the last bit. If data is
present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and then serial
transmission of the next frame is started.
If there is no transmit data, the TEND flag in SCFSR is set to 1, the stop bit is sent, and then
the state of the TxD pin is held.
4. After serial transmission has completed, the SCIFnCK pin is fixed to high.
Figure 16.14 shows an example of the SCIF transmit operation.
Serial
clock
Serial
data
TDFE
LSB
Bit 0
Bit 1
Bit 7
Bit 0
Bit 1
Bit 6
Bit 7
MSB
TEND
TXI
request
1 frame
TXI
request
TXI handling routine writes
data in SCFTDR and clears
the TDFE flag to 0
Figure 16.14 Example of the SCIF Transmit Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com