Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 612 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 612 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 608Page - Renesas Technology Corp SH7713 Datasheet HTML 609Page - Renesas Technology Corp SH7713 Datasheet HTML 610Page - Renesas Technology Corp SH7713 Datasheet HTML 611Page - Renesas Technology Corp SH7713 Datasheet HTML 612Page - Renesas Technology Corp SH7713 Datasheet HTML 613Page - Renesas Technology Corp SH7713 Datasheet HTML 614Page - Renesas Technology Corp SH7713 Datasheet HTML 615Page - Renesas Technology Corp SH7713 Datasheet HTML 616Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 612 / 904 page
background image
Section 16 Serial Communication Interface with FIFO (SCIF)
Rev.1.50 Aug. 30, 2006 Page 572 of 860
REJ09B0288-0150
When using a modem function and the receive FIFO (SCFRDR) is at least the number of the
RTS
output trigger, the
RTS signal goes high.
RTS
RTS goes high when receive data is
at least number of
RTS output trigger
0D0
D1
D6
D7
0/1
Start
bit
Receive data
RxD
Parity
bit
Stop
bit
RTS goes low when receive data is
less than number of
RTS output trigger
Figure 16.10
RTS Control Operation
16.4.3
Serial Operation in Clock Synchronous Mode
In clock synchronous mode, the SCIF transmits and receives data synchronizing with clock pulses.
This mode is suitable for high-speed serial communication. In the SCIF, the transmitter and
receiver are independent. Therefore, by sharing the same clock, full-duplex communication can be
performed. Figure 16.11 shows the general format of clock synchronous serial communication.
One unit of transfer data (character or frame)
Serial clock
Serial data
Note: * High except in continuous transmission/reception
LSB
Bit 0
MSB
*
*
Don’t care
Don’t care
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Figure 16.11 Data Format in Clock Synchronous Communication
In clock synchronous serial communication, data on the communication line is output from one
fall of the serial clock to the next. Data is guaranteed valid at the rise of the serial clock.
In serial communication, each character is output starting with the LSB and ending with the MSB.
After the MSB is output, the communication line remains in the state of the MSB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com