Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 672 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 672 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 668Page - Renesas Technology Corp SH7713 Datasheet HTML 669Page - Renesas Technology Corp SH7713 Datasheet HTML 670Page - Renesas Technology Corp SH7713 Datasheet HTML 671Page - Renesas Technology Corp SH7713 Datasheet HTML 672Page - Renesas Technology Corp SH7713 Datasheet HTML 673Page - Renesas Technology Corp SH7713 Datasheet HTML 674Page - Renesas Technology Corp SH7713 Datasheet HTML 675Page - Renesas Technology Corp SH7713 Datasheet HTML 676Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 672 / 904 page
background image
Section 17 Serial I/O with FIFO (SIOF)
Rev.1.50 Aug. 30, 2006 Page 632 of 860
REJ09B0288-0150
SCK_SIO
RXD_SIO
TXD_SIO
SIOFSYNC
Lch.DATA
TRMD = 00 or 10,
TDLE = 1,
RDLE = 1,
CD0E = 0,
REDG = 0,
TDLA3 to TDLA0 = 0000,
RDLA3 to RDLA0 = 0000,
CD0A3 to CD0A0 = 0000,
FL = 1101 (frame length: 64 bits)
TDRE = 0,
RDRE = 0,
CD1E = 0,
TDRA3 to TDRA0 = 0000,
RDRA3 to RDRA0 = 0000,
CD1A3 to CD1A0 = 0000
Slot No.0
Slot No.1
Slot No.2
Slot No.3
Setting:
1 frame
No bit delay
Figure 17.15 Transmission and Reception Timings (16-Bit Monaural Data (1))
16-bit Stereo Data (1): L/R method, rising edge sampling, slot No.0 used for left channel data,
slot No.1 used for right channel data, frame length = 32 bits
SCK_SIO
RXD_SIO
TXD_SIO
SIOFSYNC
Lch.DATA
TRMD = 11,
TDLE = 1,
RDLE = 1,
CD0E = 0,
REDG = 1,
TDLA3 to TDLA0 = 0000,
RDLA3 to RDLA0 = 0000,
CD0A3 to CD0A0 = 0000,
FL = 1100 (frame length: 32 bits)
TDRE = 1,
RDRE = 1,
CD1E = 0,
TDRA3 to TDRA0 = 0001,
RDRA3 to RDRA0 = 0001,
CD1A3 to CD1A0 = 0000
Rch.DATA
Slot No.0
Slot No.1
Setting:
1 frame
No bit delay
Figure 17.16 Transmission and Reception Timings (16-Bit Stereo Data (1))
16-bit Stereo Data (2): L/R method, rising edge sampling, slot No.0 used for left channel transmit
data, slot No.1 used for left channel receive data, slot No.2 used for right channel transmit data,
slot No.3 used for right channel receive data, frame length = 64 bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com