Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 669 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 669 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 665Page - Renesas Technology Corp SH7713 Datasheet HTML 666Page - Renesas Technology Corp SH7713 Datasheet HTML 667Page - Renesas Technology Corp SH7713 Datasheet HTML 668Page - Renesas Technology Corp SH7713 Datasheet HTML 669Page - Renesas Technology Corp SH7713 Datasheet HTML 670Page - Renesas Technology Corp SH7713 Datasheet HTML 671Page - Renesas Technology Corp SH7713 Datasheet HTML 672Page - Renesas Technology Corp SH7713 Datasheet HTML 673Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 669 / 904 page
background image
Section 17 Serial I/O with FIFO (SIOF)
Rev.1.50 Aug. 30, 2006 Page 629 of 860
REJ09B0288-0150
Table 17.11 SIOF Interrupt Sources
No.
Classification
Bit Name
Function name
Description
1
Transmission
(TXI)
TDREQ
Transmit data transfer
request
The number of transmit FIFO data
is equal to or less than the specified
value by transmit operation.
2
Reception (RXI) RDREQ
Receive data transfer
request
The receive FIFO stores data of
specified value or more.
3
TCRDY
Transmit control data
ready
The transmit control data register is
ready to be written.
4
RCRDY
Receive control data
ready
The receive control data register
stores valid data.
5
TFEMP
Transmit FIFO empty The transmit FIFO is empty.
6
Control (CCI)
RFFUL
Receive FIFO full
The receive FIFO is full.
7
TFUDR
Transmit FIFO
underrun
Serial data transmission timing has
arrived while the transmit FIFO is
empty.
8
TFOVR
Transmit FIFO
overrun
Write to the transmit FIFO is
performed while the transmit FIFO
is full.
9
RFOVR
Receive FIFO
overrun
Serial data is received while the
receive FIFO is full.
10
RFUDR
Receive FIFO
underrun
The receive FIFO is read while the
receive FIFO is empty.
11
Error (ERI)
FSERR
Frame
synchronization error
A synchronous signal is input
before the specified bit time has
been passed (in slave mode).
Whether an interrupt is issued or not as the result of an interrupt source is determined by the
SIIER settings. If an interrupt source is set to 1, and the corresponding bit in SIIER is set to 1, the
SIOF issues each interrupt.
Transmit/Receive Interrupt Flag: Transmit and receive interrupts are sent to the INTC or
DMAC by this interrupt flag based on the values of bits TDREQ and RDREQ in SISTR.
Table17.12 shows the setting condition of the transmit/receive interrupt flag.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com