Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 678 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 678 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 674Page - Renesas Technology Corp SH7713 Datasheet HTML 675Page - Renesas Technology Corp SH7713 Datasheet HTML 676Page - Renesas Technology Corp SH7713 Datasheet HTML 677Page - Renesas Technology Corp SH7713 Datasheet HTML 678Page - Renesas Technology Corp SH7713 Datasheet HTML 679Page - Renesas Technology Corp SH7713 Datasheet HTML 680Page - Renesas Technology Corp SH7713 Datasheet HTML 681Page - Renesas Technology Corp SH7713 Datasheet HTML 682Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 678 / 904 page
background image
Section 18 Ethernet Controller (EtherC)
Rev.1.50 Aug. 30, 2006 Page 638 of 860
REJ09B0288-0150
18.2
Input/Output Pins
Table 18.1 lists the pin configuration of the EtherC.
Table 18.1
Pin Configuration
Name
Abbreviation I/O
Function
Transmit clock
TX-CLK0*
1
I
TX-EN, ETXD3 to ETXD0, TX-ER timing reference
signal
Receive clock
RX-CLK0*
1
I
RX-DV, ERXD3 to ERXD0, RX-ER timing reference
signal
Transmit enable
TX-EN0*
1
O
Indicates that transmit data is ready on ETXD3 to
ETXD0
Transmit data
ETXD03 to
ETXD00*
1
O
4-bit transmit data
Transmit error
TX-ER0*
1
O
Notifies PHY_LSI of error during transmission
Receive data valid
RX-DV0*
1
I
Indicates that valid receive data is on ERXD3 to
ERXD0
Receive data
ERXD03 to
ERXD00*
1
I
4-bit receive data
Receive error
RX-ER0*
1
I
Identifies error state occurred during data reception
Carrier detection
CRS0*
1
I
Carrier detection signal
Collision detection
COL0*
1
I
Collision detection signal
Management data
clock
MDC0*
1
O
Reference clock signal for information transfer via
MDIO
Management data
I/O
MDIO0*
1
I/O
Bidirectional signal for exchange of management
information between this LSI and PHY
Link status
LNKSTA0
I
Inputs link status from PHY
General-purpose
external output
EXOUT0
O
Signal indicating value of register-bit (ECMR.ELB)
Wake-On-LAN
WOL0
O
Signal indicating reception of Magic Packet
Bus release request
ARBUSY*2
O
Signal indicating bus release request when the
threshold value set for the data volume in the receive
FIFO has been exceeded
Notes: 1. MII signal conforming to IEEE802.3u
2. Refer to section 19, Ethernet Controller Direct Memory Access Controller (E-DMAC)
and section 19.2.18, Overflow Alert FIFO Threshold Register (FCFTR), and section
19.3.5, Receive FIFO Overflow Alert Signal (
ARBUSY).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com