SH7721 datasheet(350/1524 Pages) RENESAS

350 / 1524 page

Section 9

Bus State Controller (BSC)

Rev. 3.00 Jan. 18, 2008 Page 288 of 1458

REJ09B0033-0300

Table 9.3

Address Space Map 2 (CMNCR.MAP = 1)

Physical Address

Area

Memory to be Connected

Capacity

H'00000000 to H'03FFFFFF

Area 0

Normal memory

Burst ROM (Asynchronous)

Burst ROM (Synchronous)

64 Mbytes

H'04000000 to H'07FFFFFF

Area 1

Internal I/O register area*

64 Mbytes

H'08000000 to H'0BFFFFFF

Area 2

Normal memory

Byte-selection SRAM

SDRAM

64 Mbytes

H'0C000000 to H'0FFFFFFF

Area 3

Normal memory

Byte-selection SRAM

SDRAM

64 Mbytes

H'10000000 to H'13FFFFFF

Area 4

Normal memory

Byte-selection SRAM

Burst ROM (Asynchronous)

64 Mbytes

H'14000000 to H'17FFFFFF

Area 5*

Normal memory

Byte-selection SRAM

PCMCIA

64 Mbytes

H'18000000 to H'1BFFFFFF

Area 6*

Normal memory

Byte-selection SRAM

PCMCIA

64 Mbytes

H'1C000000 to H'1FFFFFFF

Area 7

Reserved area*

64 Mbytes

Notes: 1. Do not access the reserved area. If the reserved area is accessed, the correct

operation cannot be guaranteed.

2. For area 5, CS5BBCR and CS5BWCR are valid.

For area 6, CS6BBCR and CS6BWCR are valid.

3. Set the top three bits of the address to 101 to allocate in the P2 space.

SH7721 Datasheet(PDF) 350 Page - Renesas Technology Corp

SH7721 Datasheet(HTML) 350 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL