SH7721 datasheet(716/1524 Pages) RENESAS

Part #	SH7721

Description	Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series

PDF	1524 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

716 / 1524 page

Section 20

2C Bus Interface (IIC)

Rev. 3.00 Jan. 18, 2008 Page 654 of 1458

REJ09B0033-0300

Bit

Bit Name

Initial

Value

R/W

Description

STIE

R/W

Stop Condition Detection Interrupt Enable

0: Stop condition detection interrupt request (STPI) is

disabled.

1: Stop condition detection interrupt request (STPI) is

enabled.

ACKE

R/W

Acknowledge Bit Judgement Select

0: The value of the receive acknowledge bit is ignored,

and continuous transfer is performed.

1: If the receive acknowledge bit is 1, continuous transfer

is halted.

ACKBR

Receive Acknowledge

In transmit mode, this bit stores the acknowledge data

that are returned by the receive device. This bit cannot be

modified.

0: Receive acknowledge = 0

1: Receive acknowledge = 1

ACKBT

R/W

Transmit Acknowledge

In receive mode, this bit specifies the bit to be sent at the

acknowledge timing.

0: 0 is sent at the acknowledge timing.

1: 1 is sent at the acknowledge timing.

SH7721 Datasheet(PDF) 716 Page - Renesas Technology Corp