Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 756 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 756 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 752Page - Renesas Technology Corp SH7721 Datasheet HTML 753Page - Renesas Technology Corp SH7721 Datasheet HTML 754Page - Renesas Technology Corp SH7721 Datasheet HTML 755Page - Renesas Technology Corp SH7721 Datasheet HTML 756Page - Renesas Technology Corp SH7721 Datasheet HTML 757Page - Renesas Technology Corp SH7721 Datasheet HTML 758Page - Renesas Technology Corp SH7721 Datasheet HTML 759Page - Renesas Technology Corp SH7721 Datasheet HTML 760Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 756 / 1524 page
background image
Section 21
Serial I/O with FIFO (SIOF)
Rev. 3.00 Jan. 18, 2008 Page 694 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value
R/W
Description
12
TDREQ
0
R
Transmit Data Transfer Request
0: Indicates that the size of empty space in the transmit
FIFO does not exceed the size specified by the TFWM
bit in SIFCTR.
1: Indicates that the size of empty space in the transmit
FIFO exceeds the size specified by the TFWM bit in
SIFCTR.
A transmit data transfer request is issued when the empty
space in the transmit FIFO exceeds the size specified by
the TFWM bit in SIFCTR.
When using transmit data transfer through the DMAC,
this bit is always cleared by one DMAC access. After
DMAC access, when conditions for setting this bit are
satisfied, the SIOF again indicates 1 for this bit.
• This bit is valid when the TXE bit in SICTR is 1.
• This bit indicates a state; if the size of empty space in
the transmit FIFO is less than the size specified by
the TFWM bit in SIFCTR, the SIOF clears this bit.
• If the issue of interrupts by this bit is enabled, an
SIOF interrupt is issued.
11
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
10
RCRDY
0
R
Receive Control Data Ready
0: Indicates that the SIRCR stores no valid data.
1: Indicates that the SIRCR stores valid data.
• If SIRCR is written when this bit is set to 1, SIRCR is
modified by the latest data.
• This bit is valid when the RXE bit in SICTR is set to 1.
• This bit indicates a state of the SIOF. If SIRCR is
read, the SIOF clears this bit.
• If the issue of interrupts by this bit is enabled, an
SIOF interrupt is issued.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com