Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 758 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 758 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 754Page - Renesas Technology Corp SH7721 Datasheet HTML 755Page - Renesas Technology Corp SH7721 Datasheet HTML 756Page - Renesas Technology Corp SH7721 Datasheet HTML 757Page - Renesas Technology Corp SH7721 Datasheet HTML 758Page - Renesas Technology Corp SH7721 Datasheet HTML 759Page - Renesas Technology Corp SH7721 Datasheet HTML 760Page - Renesas Technology Corp SH7721 Datasheet HTML 761Page - Renesas Technology Corp SH7721 Datasheet HTML 762Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 758 / 1524 page
background image
Section 21
Serial I/O with FIFO (SIOF)
Rev. 3.00 Jan. 18, 2008 Page 696 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value
R/W
Description
5
SAERR
0
R/W
Slot Assign Error
0: Indicates that no slot assign error occurs
1: Indicates that a slot assign error occurs
A slot assign error occurs when the specifications in
SITDAR, SIRDAR, and SICDAR overlap.
If a slot assign error occurs, the SIOF does not transmit
data to the SIOFTxD pin and does not receive data from
the SIOFRxD pin. Note that the SIOF does not clear the
TXE bit or RXE bit in SICTR at a slot assign error.
• This bit is valid when the TXE bit or RXE bit in SICTR
is 1.
• When 1 is written to this bit, the contents are cleared.
• If the issue of interrupts by this bit is enabled, an
SIOF interrupt is issued.
4
FSERR
0
R/W
Frame Synchronization Error
0: Indicates that no frame synchronization error occurs
1: Indicates that a frame synchronization error occurs
A frame synchronization error occurs when the next
frame synchronization timing appears before the previous
data or control data transfers have been completed.
If a frame synchronization error occurs, the SIOF
performs transmission or reception for slots that can be
transferred.
• This bit is valid when the TXE or RXE bit in SICTR is
1.
• When 1 is written to this bit, the contents are cleared.
Writing 0 to this bit is invalid.
• If the issue of interrupts by this bit is enabled, an
SIOF interrupt is issued.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com