Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 858 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 858 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 854Page - Renesas Technology Corp SH7721 Datasheet HTML 855Page - Renesas Technology Corp SH7721 Datasheet HTML 856Page - Renesas Technology Corp SH7721 Datasheet HTML 857Page - Renesas Technology Corp SH7721 Datasheet HTML 858Page - Renesas Technology Corp SH7721 Datasheet HTML 859Page - Renesas Technology Corp SH7721 Datasheet HTML 860Page - Renesas Technology Corp SH7721 Datasheet HTML 861Page - Renesas Technology Corp SH7721 Datasheet HTML 862Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 858 / 1524 page
background image
Section 24
USB Host Controller (USBH)
Rev. 3.00 Jan. 18, 2008 Page 796 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value
R/W
Description
(Read) Port Suspend Status
This bit indicates that the port is suspended or during the
resume sequence. Writing SetSuspendState sets this bit
and setting PSSC clears this bit at the end of the resume
interval. If the CCS bit is cleared, this bit cannot be set.
When the PRSC bit is set upon completion of the port
reset or HC is placed in the UsbResume state, this bit is
cleared. If an upstream resume is in progress, it is
transmitted to the host controller.
0: Port is not suspended
1: Port is selectively suspended
2
PSS
0
R/W
(Write) Set Port Suspend
Writing a 1 sets PortSuspendStatus. Writing a 0 has no
effect.
In addition, when the CCS bit is cleared, the PSS bit is not
set by this writing. Instead, the CSC bit is set. This reports
the suspended state of the power disconnection to the
driver.
(Read) Port Enable Status
This bit indicates whether the port is enabled or disabled.
The root hub clears this bit when the over-current
condition and an operational bus error such as disconnect
event, power-off switch, or babble is detected. The PESC
is set by this change. This bit is set by writing
SetPortEnable and cleared by writing ClearPortEnable.
This bit cannot be set when the CCS bit is cleared. In
addition, this bit is set upon completion of the port reset by
which the PRSCtatusChange is set, or uponcompletion of
the port suspend by which the PSSC is set.
0: Port disabled
1: Port enabled
1
PES
0
R/W
(Write) Set Port Enable
Writing a 1 sets the PES bit. Writing a 0 has no effect.
If the CCS bit is cleared, this writing does not set the PES
bit, instead, sets the CS. This reports the driver that the
power disconnection port has been tried to be enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com