Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 1102 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1102 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1098Page - Renesas Technology Corp SH7721 Datasheet HTML 1099Page - Renesas Technology Corp SH7721 Datasheet HTML 1100Page - Renesas Technology Corp SH7721 Datasheet HTML 1101Page - Renesas Technology Corp SH7721 Datasheet HTML 1102Page - Renesas Technology Corp SH7721 Datasheet HTML 1103Page - Renesas Technology Corp SH7721 Datasheet HTML 1104Page - Renesas Technology Corp SH7721 Datasheet HTML 1105Page - Renesas Technology Corp SH7721 Datasheet HTML 1106Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1102 / 1524 page
background image
Section 31
MultiMediaCard Interface (MMCIF)
Rev. 3.00 Jan. 18, 2008 Page 1040 of 1458
REJ09B0033-0300
• RSPRD
Bit
Bit Name
Initial
Value
R/W
Description
7 to 5
All 0
Reserved
These bits are always read as 0. The write value should
always be 0.
4 to 0
RSPRD
All 0
R/W
These bits are cleared to H'00 by writing an arbitrary value.
Command response is stored.
31.3.8
Command Start Register (CMDSTRT)
CMDSTRT triggers the start of command transmission, representing the start of a command
sequence. The following operations should be completed before the command sequence starts.
Command transmission:
• Analysis of prior command response, clearing the command response register write if
necessary
• Analyze/transfer receive data of prior command if necessary
• Preparation of transmission data of the next command if necessary
• Setting of CMDTYR, RSPTYR, TBCR, and TBNCR
CMDR0 to CMDR4, CMDTYR, RSPTYR, TBCR, and TBNCR should not be changed until
command transmission has ended (the CWRE flag in CSTR has been set to 1).
• Setting of CMDR0 to CMDR4
The command sequences are controlled by the sequencers in each MMCIF side and MMC side.
Normally, these operate synchronously, however, these may become temporarily unsynchronized
when an error occurs or when a command is aborted. Take care to set the CMDOFF bit in OPCR,
to issue the CMD12 command, and to process an error in MMC mode. A new command sequence
should be started after confirming that the command sequences on both the MMCIF and MMC
sides have ended.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com