Electronic Components Datasheet Search
  English  ▼

X  

7906 Datasheet(PDF) 93 Page - Renesas Technology Corp

Part # 7906
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  531 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7906 Datasheet(HTML) 93 Page - Renesas Technology Corp

Back Button 7906 Datasheet HTML 89Page - Renesas Technology Corp 7906 Datasheet HTML 90Page - Renesas Technology Corp 7906 Datasheet HTML 91Page - Renesas Technology Corp 7906 Datasheet HTML 92Page - Renesas Technology Corp 7906 Datasheet HTML 93Page - Renesas Technology Corp 7906 Datasheet HTML 94Page - Renesas Technology Corp 7906 Datasheet HTML 95Page - Renesas Technology Corp 7906 Datasheet HTML 96Page - Renesas Technology Corp 7906 Datasheet HTML 97Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 531 page
background image
7906 Group User’s Manual Rev.2.0
INTERRUPTS
6-14
6.7 Sequence from acceptance of interrupt request until execution of interrupt routine
Fig. 6.7.2 INTACK sequence timing (at minimum)
6.7.1 Change in IPL at acceptance of interrupt request
When an interrupt request is accepted, the processor interrupt priority level (IPL) is replaced with the
interrupt priority level of the accepted interrupt. This results in easy control of the processing for multiple
interrupts. (Refer to section “6.9 Multiple interrupts.”)
At acceptance of a watchdog timer interrupt request, a zero division request, or address matching detection
interrupt request or at reset, a value in Table 6.7.1 is set into the IPL.
Table 6.7.1 Change in IPL at acceptance of interrupt request
Interrupts
Reset
Watchdog timer
Zero division
Address matching detection
Other interrupts
Change in IPL
Level 0 (“0002”) is set.
Level 7 (“1112”) is set.
Not changed.
Not changed.
Accepted interrupt’s priority level is set.
q When stack pointer (S)’s contents are even at acceptance of an interrupt request with bus cycle = 2
φ
Undefined
00
00
00
00
00
AD23–AD16
BLW
BHW
fsys
RD
00
INTACK sequence
φCPU
[S]: Contents of stack pointer (S)
FFXX16: Vector address
fsys,
φCPU: Internal clock (See Figure 4.2.1.)
AD23–AD0: Internal address bus
DB15–DB0: Internal data bus
AD15–AD0
DB15–DB8
DB7–DB0
Undefined
0000
[S] – 2
[S] – 4
FFXX16
AD15–AD0
[S]
Undefined
IPL
PCH
PSH
AD15–AD8
Next instruction
—
Undefined
(low-order)
PCL
PSL
AD7–AD0
Next instruction
PG
Note: These are internal signals and are not output to the external.
Vector address
(Note)
(Note)
(Note)
(Note)
(Note)
(Note)
(Note)
(Note)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com