Electronic Components Datasheet Search
  English  ▼

X  

7906 Datasheet(PDF) 31 Page - Renesas Technology Corp

Part # 7906
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  531 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7906 Datasheet(HTML) 31 Page - Renesas Technology Corp

Back Button 7906 Datasheet HTML 27Page - Renesas Technology Corp 7906 Datasheet HTML 28Page - Renesas Technology Corp 7906 Datasheet HTML 29Page - Renesas Technology Corp 7906 Datasheet HTML 30Page - Renesas Technology Corp 7906 Datasheet HTML 31Page - Renesas Technology Corp 7906 Datasheet HTML 32Page - Renesas Technology Corp 7906 Datasheet HTML 33Page - Renesas Technology Corp 7906 Datasheet HTML 34Page - Renesas Technology Corp 7906 Datasheet HTML 35Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 531 page
background image
CENTRAL PROCESSING UNIT (CPU)
7906 Group User’s Manual Rev.2.0
2-10
2.2 Bus interface unit (BIU)
Fig. 2.2.1 Bus and BIU
2.2 Bus interface unit (BIU)
The bus interface unit (hereafter called “BIU”) performs the following two operations:
q Instruction prefetch
q Data transfer (read and write)
Figure 2.2.1 shows the bus and BIU.
BIU is structured with four kinds of registers shown in Figure 2.2.2. Table 2.2.1 lists the function of the BIU
registers.
M37906
Internal code bus (CB0 to CB31)
(CPU)
SFR : Special Function Register
❈ The CPU bus and internal bus are independent of one another.
Internal control signal
Internal buses
Internal data bus (DB0 to DB15)
Internal address bus (AD0 to AD23)
(BIU)
CPU bus
Central
processing
unit
Bus
interface
unit
Internal
memory
Internal
peripheral
devices
(SFR)
Program address register
Instruction queue buffer
Data address register
Data buffer
PA
DA
Q0
Q9
DQ
b23
b0
b0
b0
b0
b23
b31
b7
Name
Program
address
register
Instruction
queue buffer
Data address
register
Data buffer
Functions
Indicates a storage address of the
instruction to be fetched into an
instruction queue buffer, next.
Temporarily stores an instruction
which has been fetched.
Indicates an address from which data
will be read or to which data will be
written, next.
Temporarily stores data which has
been read from memory•I/O device
by BIU or which will be written to
memory•I/O device by the CPU.
Fig. 2.2.2 BIU registers’ structure
Table 2.2.1 Functions of BIU registers
In the M37906, the internal buses are used when the CPU accesses the internal area (the internal memory
and SFR).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com