Electronic Components Datasheet Search
  English  ▼

X  

38C3 Datasheet(PDF) 106 Page - Renesas Technology Corp

Part # 38C3
Description  8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38C3 Datasheet(HTML) 106 Page - Renesas Technology Corp

Back Button 38C3 Datasheet HTML 102Page - Renesas Technology Corp 38C3 Datasheet HTML 103Page - Renesas Technology Corp 38C3 Datasheet HTML 104Page - Renesas Technology Corp 38C3 Datasheet HTML 105Page - Renesas Technology Corp 38C3 Datasheet HTML 106Page - Renesas Technology Corp 38C3 Datasheet HTML 107Page - Renesas Technology Corp 38C3 Datasheet HTML 108Page - Renesas Technology Corp 38C3 Datasheet HTML 109Page - Renesas Technology Corp 38C3 Datasheet HTML 110Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 224 page
background image
38C3 Group User’s Manual
APPLICATION
2-41
2.3 Serial I/O
Fig. 2.3.12 Registers setting relevant to reception side
Figure 2.3.13 shows a control procedure of the transmission side, and Figure 2.3.14 shows a control
procedure of the reception side.
Fig. 2.3.13 Control procedure of transmission side
SIOCON1
0
LSB first
SRDY output used
Serial I/O control register 1 (address 001916)
01
External clock
Reception side
Initialization
SIOCON1 (address 001916)
SIOCON2 (address 001A16)
INTEDGE (address 003A16), bit 0
010010102
XXXXXXX02
0
IREQ1 (address 003C16), bit 0, bit 3
0
IREQ1 (address 003C16), bit 3 ?
0
1
RESET
SIO (address 001B16)
IREQ1 (address 003C16), bit 3
0
q X: This bit is not used here. Set it to “0” or “1” arbitrarily.
Connection of completion of transmitting
(Serial I/O interrupt request flag)
Serial I/O setting
Transmission data write
Transmission of the
first byte data
IREQ1 (address 003C16), bit 0 ?
0
1
SIO (address 001B16)
Transmission of the
second byte data
IREQ1 (address 003C16), bit 3 ?
0
1
Transmission data write
Judgment of completion of transmitting
(Serial I/O interrupt request flag)
INT0 falling edge detection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com