| Electronic Components Datasheet Search |
|
38C3 Datasheet(PDF) 106 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
38C3 Datasheet(HTML) 106 Page - Renesas Technology Corp |
|
106 / 224 page ![]() 38C3 Group User’s Manual APPLICATION 2-41 2.3 Serial I/O Fig. 2.3.12 Registers setting relevant to reception side Figure 2.3.13 shows a control procedure of the transmission side, and Figure 2.3.14 shows a control procedure of the reception side. Fig. 2.3.13 Control procedure of transmission side SIOCON1 0 LSB first SRDY output used Serial I/O control register 1 (address 001916) 01 External clock Reception side Initialization SIOCON1 (address 001916) SIOCON2 (address 001A16) INTEDGE (address 003A16), bit 0 010010102 XXXXXXX02 0 IREQ1 (address 003C16), bit 0, bit 3 0 IREQ1 (address 003C16), bit 3 ? 0 1 RESET SIO (address 001B16) IREQ1 (address 003C16), bit 3 0 q X: This bit is not used here. Set it to “0” or “1” arbitrarily. Connection of completion of transmitting (Serial I/O interrupt request flag) Serial I/O setting Transmission data write Transmission of the first byte data IREQ1 (address 003C16), bit 0 ? 0 1 SIO (address 001B16) Transmission of the second byte data IREQ1 (address 003C16), bit 3 ? 0 1 Transmission data write Judgment of completion of transmitting (Serial I/O interrupt request flag) INT0 falling edge detection |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |