Electronic Components Datasheet Search
  English  ▼

X  

ATSAM3703 Datasheet(PDF) 23 Page - ATMEL Corporation

Part # ATSAM3703
Description  Audio Processing
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATSAM3703 Datasheet(HTML) 23 Page - ATMEL Corporation

Back Button ATSAM3703 Datasheet HTML 19Page - ATMEL Corporation ATSAM3703 Datasheet HTML 20Page - ATMEL Corporation ATSAM3703 Datasheet HTML 21Page - ATMEL Corporation ATSAM3703 Datasheet HTML 22Page - ATMEL Corporation ATSAM3703 Datasheet HTML 23Page - ATMEL Corporation ATSAM3703 Datasheet HTML 24Page - ATMEL Corporation ATSAM3703 Datasheet HTML 25Page - ATMEL Corporation ATSAM3703 Datasheet HTML 26Page - ATMEL Corporation ATSAM3703 Datasheet HTML 27Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 36 page
background image
23
6237A–DRMSD–29-May-06
ATSAM3703
Command Sequencing
The ATSAM3703 supports DDR200 and faster DDR devices, and thus the DDR device must
support parameters defined in Table 9-5.
ATSAM3703 to DDR
DDR to ATSAM3703
The data from DDR to ATSAM3703 must meet timing requirements defined in Table 9-7. These
parameters are applicable at input of ATSAM3703, and must include effects of DDR device and
effects of board layout.
Table 9-5.
Supported Parameters
Symbol
Parameter
Value
t
MRD
MODE REGISTER SET command cycle time
min 20 ns
t
RAS
ACTIVE to PRECHARGE command
min 50 ns
max 70 us
t
RC
ACTIVE to ACTIVE/AUTO REFRESH command period
min 70 ns
t
RFC
AUTO REFRESH to ACTIVE/AUTO REFRESH command
period
min 120 ns
t
RCD
ACTIVE to READ or WRITE delay
min 20 ns
tRP
PRECHARGE command period
min 20 ns
tRRD
ACTIVE bank a to ACTIVE bank b command
min 20 ns
t
WR
WRITE recovery time
min 20 ns
tWTR
Internal WRITE to READ command delay
min 10 ns
tXSNR
Exit self refresh to non-READ command
min 80 ns
t
XSRD
Exit self refresh to READ command
min 2 us
tREFI
Average periodic REFRESH interval
7.8 us
Table 9-6.
Parameters
Symbol
Parameter
Value
t
IH
Address and control hold time
min 3.6 ns
tIS
Address and control setup time
min 3.2 ns
t
DSS
DQS falling edge to CK setup time
min 4.3 ns
t
DSH
DQS falling edge hold time from CK
min 4.3 ns
tDS
DQ and DM setup time
min 1.7 ns
t
DH
DQ and DM hold time
min 0.8 ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com