XIO2001 datasheet(114/131 Pages) TI

114 / 131 page

6.11 Serial IRQ Status Register

XIO2001 PCI Express™ to PCI Bus Translation Bridge

SCPS212B – MAY 2009 – REVISED JULY 2009

www.ti.com

Table 6-7. Serial IRQ Edge Control Register Description (continued)

BIT

FIELD NAME

ACCESS

DESCRIPTION

IRQ 3 edge mode

3(1)

IRQ3_MODE

0 = Edge mode (default)

1 = Level mode

IRQ 2 edge mode

2(1)

IRQ2_MODE

0 = Edge mode (default)

1 = Level mode

IRQ 1 edge mode

1(1)

IRQ1_MODE

0 = Edge mode (default)

1 = Level mode

IRQ 0 edge mode

0(1)

IRQ0_MODE

0 = Edge mode (default)

1 = Level mode

This register indicates when a level mode IRQ is signaled on the serial IRQ stream. After a level mode

IRQ is signaled, a write-back of 1b to the asserted IRQ status bit re-arms the interrupt. IRQ interrupts that

are defined as edge mode in the serial IRQ edge control register are not reported in this status register.

This register is an alias for the serial IRQ status register in the classic PCI configuration space (offset E4h,

see Section 4.74). See Table 4-48 for a complete description of the register contents.

Device control memory window register

4Ch

offset:

Read/Clear

Default value:

0000h

BIT NUMBER

RESET STATE

Table 6-8. Serial IRQ Status Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

IRQ 15 asserted. This bit indicates that the IRQ15 has been asserted.

15(1)

IRQ15

RCU

0 = Deasserted

1 = Asserted

IRQ 14 asserted. This bit indicates that the IRQ14 has been asserted.

14(1)

IRQ14

RCU

0 = Deasserted

1 = Asserted

IRQ 13 asserted. This bit indicates that the IRQ13 has been asserted.

13(1)

IRQ13

RCU

0 = Deasserted

1 = Asserted

(1)

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Memory-Mapped TI Proprietary Register Space

114

Submit Documentation Feedback

XIO2001 Datasheet(PDF) 114 Page - Texas Instruments

XIO2001 Datasheet(HTML) 114 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL