| Electronic Components Datasheet Search |
|
DM9013 Datasheet(PDF) 48 Page - Davicom Semiconductor, Inc. |
|
|
|||||||||||||||||||||||||||||
DM9013 Datasheet(HTML) 48 Page - Davicom Semiconductor, Inc. |
|
48 / 75 page ![]() DM9013 3-port switch with Processor Interface 48 Preliminary datasheet DM9013-15-DS-P03 April 9, 2009 8.7 Auto-negotiation Expansion Register (ANER) - 06H Bit Bit Name Default Description 15-5 Reserved 0, RO Reserved Read as 0, ignore on write 4 PDF 0, RO/LH Local Device Parallel Detection Fault PDF = 1: A fault detected via parallel detection function. PDF = 0: No fault detected via parallel detection function 3 LP_NP_ABLE 0, RO Link Partner Next Page Able LP_NP_ABLE = 1: Link partner, next page available LP_NP_ABLE = 0: Link partner, no next page 2 NP_ABLE 0,RO/P Local Device Next Page Able NP_ABLE = 1: DM9013, next page available NP_ABLE = 0: DM9013, no next page DM9013 does not support this function, so this bit is always 0 1 PAGE_RX 0, RO New Page Received A new link code word page received. This bit will be automatically cleared when the register (register 6) is read by management 0 LP_AN_ABLE 0, RO Link Partner Auto-negotiation Able A “1” in this bit indicates that the link partner supports Auto-negotiation 8.8 DAVICOM Specified Configuration Register (DSCR) – 10H Bit Bit Name Default Description 15 BP_4B5B 0,RW Bypass 4B5B Encoding and 5B4B Decoding 0 = Normal 4B5B and 5B4B operation 1 = 4B5B encoder and 5B4B decoder function bypassed 14 BP_SCR 0, RW Bypass Scrambler/Descrambler Function 0 = Normal scrambler and descrambler operation 1 = Scrambler and descrambler function bypassed 13 BP_ALIGN 0, RW Bypass Symbol Alignment Function 0 = Normal operation 1 = Receive functions (descrambler, symbol alignment and symbol decoding functions) bypassed. Transmit functions (symbol encoder and scrambler) bypassed 12 BP_ADPOK 0, RW BYPASS ADPOK Force signal detector (SD) active. This register is for debug only, not release to customer 0=Normal operation 1=Forced SD is OK, 11 Reserved RW Reserved Force to 0 in application 10 TX 1, RW 100BASE-TX Mode Control 0 = 100BASE-FX operation 1 = 100BASE-TX operation 9 Reserved 0, RO Reserved 8 Reserved 0, RW Reserved 7 F_LINK_100 0, RW Force Good Link in 100Mbps 0 = Normal 100Mbps operation |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |