Electronic Components Datasheet Search
  English  ▼

X  

IR3521 Datasheet(PDF) 18 Page - International Rectifier

Part # IR3521
Description  XPHASE3TM AMD SVID CONTROL IC
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IRF [International Rectifier]
Direct Link  http://www.irf.com
Logo IRF - International Rectifier

IR3521 Datasheet(HTML) 18 Page - International Rectifier

Back Button IR3521 Datasheet HTML 14Page - International Rectifier IR3521 Datasheet HTML 15Page - International Rectifier IR3521 Datasheet HTML 16Page - International Rectifier IR3521 Datasheet HTML 17Page - International Rectifier IR3521 Datasheet HTML 18Page - International Rectifier IR3521 Datasheet HTML 19Page - International Rectifier IR3521 Datasheet HTML 20Page - International Rectifier IR3521 Datasheet HTML 21Page - International Rectifier IR3521 Datasheet HTML 22Page - International Rectifier Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 45 page
background image
IR3521
Page 18
V3.03
Output 1 (VDD) Adaptive Voltage Positioning (continued)
The voltage difference between VDRP1 and FB1 represents the gained up average current information. Placing a
resistor RDRP1 between VDRP1 and FB1 converts the gained up current information (in the form of a voltage) into a
current forced onto the FB1 pin. This current, which can be calculated using (VDRP1-VDAC1) / RDRP1, will vary the
offset voltage produced across RFB1. Since the error amplifier will force the loop to maintain FB1 to equal the
VDAC1 reference voltage, the output regulation voltage will be varied. When the load current increases, the
adaptive positioning voltage V(VDRP1) increases accordingly. (VDRP1-VDAC1) / RDRP1 increases the voltage drop
across the feedback resistor RFB1, and makes the output voltage lower proportional to the load current. The
positioning voltage can be programmed by the resistor RDRP1 so that the droop impedance produces the desired
converter output impedance. The offset and slope of the converter output impedance are referenced to VDAC1 and
are not affected by changes in the VDAC1 voltage.
Output1 Inductor DCR Temperature Compensation
A negative temperature coefficient (NTC) thermistor can be used for output1 inductor DCR temperature
compensation. The thermistor should be placed close to the output1 inductors and connected in parallel with the
feedback resistor, as shown in Figure 10. The resistor in series with the thermistor is used to reduce the nonlinearity
of the thermistor.
Remote Voltage Sensing
VOSENX+ and VOSENX- are used for remote sensing and connected directly to the load. The remote sense
differential amplifiers are high speed, have low input offset and low input bias currents to ensure accurate voltage
sensing and fast transient response.
Start-up Sequence
The IR3521 has a programmable soft-start function to limit the surge current during the converter start-up. A
capacitor connected between the SS/DELX and LGND pins controls soft start timing, over-current protection delay
and hiccup mode timing. Constant current sources and sinks control the charge and discharge rates of the
SS/DELX.
Figure 11 depicts the SVID start-up sequence. If the ENABLE input is asserted and there are no faults, the SS/DELX
pin will begin charging, the pre-PWROK 2 bit Boot VID codes are read and stored, and both VDAC pins transition to
the pre-PWROK Boot VID code. The error amplifier output EAOUTX is clamped low until SS/DELX reaches 1.4V.
The error amplifier will then regulate the converter’s output voltage to match the V(SS/DELX)-1.4V offset until the
converter output reaches the 2-bit Boot VID code. The SS/DELX voltage continues to increase until it rises above
the threshold of Delay Comparator where the PGOOD output is allowed to go high. The SVID interface is activated
upon PWROK assertion and the VDACX along with the converter output voltage will change in response to any
SVID commands.
VCCL under voltage, over current, or a low signal on the ENABLE input immediately sets the fault latch, which
causes the EAOUT pin to drive low, thereby turning off the phase IC drivers. The PGOOD pin also drives low and
SS/DELX discharges to 0.2V. If the fault has cleared, the fault latch will be reset by the SS/DELX discharge
comparator allowing another soft start charge cycle to occur.
Other fault conditions, such as output over voltage, open VOSNS sense lines, or an open phase timing daisy chain
set a different group of fault latches that can only be reset by cycling VCCL power. These faults discharge
SS/DELX, pull down EAOUTX and drive PGOOD low.
SVID OFF codes turn off the converter by discharging SS/DELX and pulling down EAOUTx but do not drive PGOOD
low. Upon receipt of a non-off SVID code the converter will re-soft start and transition to the voltage represented by
the SVID code as shown in Figure 11.
The converter can be disabled by pulling the SS/DELx pins below 0.6V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com