| Electronic Components Datasheet Search |
|
DLPC200 Datasheet(PDF) 26 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLPC200 Datasheet(HTML) 26 Page - Texas Instruments |
|
26 / 41 page ![]() USB_CLK USB_PA04 USB_RDY1 USB_PA02 USB_FDC[15..0] Data_In tCL tAV tON1 tSTBH tOFF1 tSTBL tSCSL DLPC200 DLPS014A – APRIL 2010 – REVISED MAY 2010 www.ti.com USB WRITE INTERFACE TIMING REQUIREMENTS MIN MAX UNIT tAV Delay from clock to valid address 0 10.7 ns tSTBL Clock to USB_RDY1 pulse LOW 0 11.2 ns tSTBH Clock to USB_RDY1 pulse HIGH 0 11.2 ns tSCSL Clock to USB_PA02 pulse LOW 13.0 ns tON1 Clock to data turn-on 0 13.1 ns tOFF1 Clock to data hold time 0 13.1 ns Figure 7. USB Write Timing Recommended USB Devices PART NUMBER MANUFACTURER CY7C68013A Cypress SPI Slave Interface The DLCP200 controller SPI interface consists of a 5 MHz input. The SPI bus specifies five logic signals. • SCLK — Serial Clock (output from master) • MOSI — Master Output, Slave Input (output from master) • MISO — Master Input, Slave Output (output from slave) • SS — Slave Select (active low; output from master) • BUSY — hold off signal to indicate that the slave is processing commands and cannot accept new input 26 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated Product Folder Link(s): DLPC200 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |