| Electronic Components Datasheet Search |
|
6402 Datasheet(PDF) 107 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
6402 Datasheet(HTML) 107 Page - Intel Corporation |
|
107 / 250 page ![]() Intel® 6400/6402 Advanced Memory Buffer Datasheet 107 Transparent Mode 10.2.4.2 Direct Access - Testing of Individual DRAMs In certain cases it is desirable to test one or two DRAMs. Transparent mode allows direct access to a single x8 or two x4 DRAMs. In this mode 8 DDR DQ pins are demultiplexed onto 16 SDR status pins, providing16 bit input data path (on TDQ) and a 16 bit output data path on the status pins. The transparent mode configuration register has one bit (ENDOUT) to enable this mode. On reads, the DRAMRD bits will select the bytes of DRAM data to be presented on the status pins. On writes the DRAMWR bits select a DRAM to receive data from the TDQ bus. A separate register holds 8 bits of default data to be applied to non-selected DRAMs in the early/even cycles and another 8 bits for late/odd cycles. The mapping of these bits to DQ selection is illustrated in the following table. DRAMWR is the byte of data bus selected to receive transparent write data, and byte of data bus to be compared against transparent read data. DRAMWR allows a setting of 0xF (all ones) which sends the TDQ input data to all DQ bytes. DRAMRD is the byte of data bus selected to be output on transparent data/status pins when ENDOUT bit is set. 10.2.5 Transparent Mode IO Specifications Listed below are the specifcations for transparent mode input and output pins. Table 10-4. Selection of 8 bit Data Paths When ENDOUT is Set Early Data DQ Byte Late Data DQ Byte DRAM RD/WR DQ 0xF (DRAM WR only) All Bytes 8 71:64 8 17 7 63:56 7 16 6 55:48 6 15 5 47:40 5 14 4 39:32 4 13 3 31:24 3 12 2 23:16 2 11 1 15:8 1 10 07:0 0 9 Table 10-5. Transparent Mode FB-DIMM Interface Signaling Specifications (Sheet 1 of 2) Minimum Maximum Units I/O voltage swing 0 500 mV Input slew rate 2 V/ns Input to refclk (rising or falling edges) setup time 3000 ps Input to refclk (rising or falling edges) hold time 1000 ps Status output valid to refclk time -1000 +1000 ps Vref 200 300 mV Vil (DC) -300 200 mV Vil (AC) -300 150 mV Vih (DC) 300 900 mV |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |