XMEGAA datasheet(84/445 Pages) ATMEL

84 / 445 page

8077H–AVR–12/09

XMEGA A

7.9

7.9.1

CTRL - System Clock Control Register

• Bit 7:3 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always

write these bits to zero when this register is written.

• Bit 2:0 - SCLKSEL[2:0]: System Clock Selection

SCLKSEL is used to select the source for the System Clock. See Table 7-1 for the different

selections. Changing the system clock source will take 2 clock cycles on the old clock source

and 2 clock cycles on the new clock source. These bits are protected by the Configuration

Change Protection mechanism, for details refer to Section 3.12 ”Configuration Change Protec-

tion” on page 12.

SCLKSEL cannot be changed if the new source is not stable.

7.9.2

PSCTRL - System Clock Prescaler Register

• Bit 7 - Reserved

This bit is reserved and will always be read as zero. For compatibility with future devices, always

write this bit to zero when this register is written.

Bit

76543210

+0x00

-----

SCLKSEL[2:0]

CTRL

Read/Write

RRRRR

R/W

Initial Value

00000000

Table 7-1.

System Clock Selection

SCLKSEL[2:0]

Group Configuration

Description

000

RC2MHz

2 MHz Internal RC Oscillator

001

RC32MHz

32 MHz Internal RC Oscillator

010

RC32KHz

32 kHz Internal RC Oscillator

011

XOSC

External Oscillator or Clock

100

PLL

Phase Locked Loop

101

Reserved

110

Reserved

111

Reserved

Bit

765

432

+0x01

PSADIV[4:0]

PSBCDIV

PSCTRL

Read/Write

R/W

Initial Value

000

XMEGAA Datasheet(PDF) 84 Page - ATMEL Corporation

XMEGAA Datasheet(HTML) 84 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL