Electronic Components Datasheet Search
  English  ▼

X  

TUSB1310A Datasheet(PDF) 25 Page - Texas Instruments

Click here to check the latest version.
Part # TUSB1310A
Description  USB 3.0 Transceiver
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TUSB1310A Datasheet(HTML) 25 Page - Texas Instruments

Back Button TUSB1310A Datasheet HTML 21Page - Texas Instruments TUSB1310A Datasheet HTML 22Page - Texas Instruments TUSB1310A Datasheet HTML 23Page - Texas Instruments TUSB1310A Datasheet HTML 24Page - Texas Instruments TUSB1310A Datasheet HTML 25Page - Texas Instruments TUSB1310A Datasheet HTML 26Page - Texas Instruments TUSB1310A Datasheet HTML 27Page - Texas Instruments TUSB1310A Datasheet HTML 28Page - Texas Instruments TUSB1310A Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 42 page
background image
TUSB1310A
www.ti.com
SLLSE32D
– NOVEMBER 2010 – REVISED MAY 2011
4.2.2
Function Control (04h-06h)
Address: 04h-06h (Read), 04h (Write), 05h (Set), 06h (Clear)
Table 4-4. Function Control
BITS
NAME
ACCESS
RESET
DESCRIPTION
Selects the required transceiver speed 00b : Enable HS
transceiver
01b: Enable FS transceiver
1:0
XcvrSelect
Rd/Wr/S/C
1h
10b: Enable LS transceiver
11b: Enable FS transceiver for LS packets
(FS preamble is automatically pre-pended)
Controls the internal 1.5-k
Ω pullup resister and 45-Ω HS
terminations. Control over bus resistors changes depending
2
TermSelect
Rd/Wr/S/C
0
on XcvrSelect, OpMode, DpPulldown and DmPulldown. Since
low speed peripherals never support full speed or hi-speed,
providing the 1.5 k
Ω on DM for low speed is optional.
Selects the required bit encoding style during transmit
00 : Normal operation
01: Non-driving
4:3
OpMode
Rd/Wr/S/C
00
10: Disable bit-stuff and NRZI encoding
11: Do not automatically add SYNC and EOP when
transmitting. Must be used only for HS packets.
Active High transceiver reset. After the Link sets this bit, the
TUSB1310A must assert the ULPI_DIR and reset the ULPI.
When the reset is completed, the PHY de-asserts the
ULPI_DIR and automatically clears this bit. After de-asserting
5
Reset
Rd/Wr/S/C
0
the ULPI_DIR, the PHY must re-assert the ULPI_DIR and
send an RX CMD update on the Link Layer Controller. The
Link Layer Controller must wait for the ULPI_DIR to de-
assert before using the ULPI bus. Does not reset the ULPI or
ULPI register set.
Active low PHY suspend. Put the TUSB1310A into Low
Power Mode. The PHY can power down all blocks except the
full speed receiver, OTG com-parators, and the ULPI pins.
6
SuspendM
Rd/Wr/S/C
1h
The PHY must auto-matically set this bit to 1 when Low
Power Mode is exited.
0: Low Power Mode
1: Powered
7
Reserved
Rd
0
Reserved
Copyright
© 2010–2011, Texas Instruments Incorporated
REGISTERS
25
Submit Documentation Feedback
Product Folder Link(s): TUSB1310A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com