Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AFE030 Datasheet(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
Part # AFE030
Description  Powerline Communications Analog Front-End
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AFE030 Datasheet(HTML) 12 Page - Texas Instruments

Back Button AFE030 Datasheet HTML 8Page - Texas Instruments AFE030 Datasheet HTML 9Page - Texas Instruments AFE030 Datasheet HTML 10Page - Texas Instruments AFE030 Datasheet HTML 11Page - Texas Instruments AFE030 Datasheet HTML 12Page - Texas Instruments AFE030 Datasheet HTML 13Page - Texas Instruments AFE030 Datasheet HTML 14Page - Texas Instruments AFE030 Datasheet HTML 15Page - Texas Instruments AFE030 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 58 page
background image
AFE030
SBOS588A
– DECEMBER 2011 – REVISED DECEMBER 2011
www.ti.com
THERMAL INFORMATION
AFE030
THERMAL METRIC(1)
RGZ (QFN)
UNITS
48 PINS
θJA
Junction-to-ambient thermal resistance
27.8
θJCtop
Junction-to-case (top) thermal resistance
12.1
θJB
Junction-to-board thermal resistance
7.5
°C/W
ψJT
Junction-to-top characterization parameter
0.4
ψJB
Junction-to-board characterization parameter
7.4
θJCbot
Junction-to-case (bottom) thermal resistance
1.7
(1)
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
PARAMETER MEASUREMENT INFORMATION
TIMING REQUIREMENTS
SPI TIMING REQUIREMENTS
PARAMETER
CONDITION
MIN
TYP
MAX
UNIT
Input capacitance
1
pF
Input rise/fall time
tRFI
CS, DIN, SCLK
2
ns
Output rise/fall time
tRFO
DOUT
10
ns
CS high time
tCSH
CS
20
ns
SCLK edge to CS fall setup time
tCS0
10
ns
CS fall to first SCLK edge setup time
tCSSC
10
ns
SCLK frequency
fSCLK
20
MHz
SCLK high time
tHI
20
ns
SCLK low time
tLO
20
ns
SCLK last edge to CS rise setup time
tSCCS
10
ns
CS rise to SCLK edge setup time
tCS1
10
ns
DIN setup time
tSU
10
ns
DIN hold time
tHD
5
ns
SCLK to DOUT valid propagation delay
tDO
20
ns
CS rise to DOUT forced to Hi-Z
tsoz
20
ns
12
Copyright
© 2011, Texas Instruments Incorporated
Product Folder Link(s): AFE030



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com