Electronic Components Datasheet Search
  English  ▼

X  

AM1802 Datasheet(PDF) 90 Page - Texas Instruments

Click here to check the latest version.
Part # AM1802
Description  AM1802 ARM Microprocessor
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM1802 Datasheet(HTML) 90 Page - Texas Instruments

Back Button AM1802 Datasheet HTML 86Page - Texas Instruments AM1802 Datasheet HTML 87Page - Texas Instruments AM1802 Datasheet HTML 88Page - Texas Instruments AM1802 Datasheet HTML 89Page - Texas Instruments AM1802 Datasheet HTML 90Page - Texas Instruments AM1802 Datasheet HTML 91Page - Texas Instruments AM1802 Datasheet HTML 92Page - Texas Instruments AM1802 Datasheet HTML 93Page - Texas Instruments AM1802 Datasheet HTML 94Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 180 page
background image
A1
A1
X
Y
OFFSET
RecommendedDDR2/mDDR
DeviceOrientation
Y
Y
OFFSET
DDR2/mDDR
Device
AM1802
SPRS710C – NOVEMBER 2010 – REVISED MARCH 2012
www.ti.com
5.11.3.4 Placement
Figure 5-17 shows the required placement for the device as well as the DDR2/mDDR devices. The
dimensions for Figure 5-18 are defined in Table 5-28. The placement does not restrict the side of the PCB
that the devices are mounted on. The ultimate purpose of the placement is to limit the maximum trace
lengths and allow for proper routing space. For single-memory DDR2/mDDR systems, the second
DDR2/mDDR device is omitted from the placement.
Figure 5-18. Device and DDR2/mDDR Device Placement
Table 5-28. Placement Specifications(1)(2)
NO.
PARAMETER
MIN
MAX
UNIT
1
X
1750
Mils
2
Y
1280
Mils
3
Y Offset
(3)650
Mils
4
Clearance from non-DDR2/mDDR signal to DDR2/mDDR Keepout Region(4)
4
w(5)
(1)
See Figure 5-18 for dimension definitions.
(2)
Measurements from center of device to center of DDR2/mDDR device.
(3)
For single memory systems it is recommended that Y Offset be as small as possible.
(4)
Non-DDR2/mDDR signals allowed within DDR2/mDDR keepout region provided they are separated from DDR2/mDDR routing layers by
a ground plane.
(5)
w = PCB trace width as defined in Table 5-27.
90
Peripheral Information and Electrical Specifications
Copyright © 2010–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM1802



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com