Preliminary Technical Information

AD6426

This Information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no

obligation regarding future manufacture unless otherwise agreed to in writing. No responsibility is assumed by Analog Devices for its use; nor for any

infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent

rights of Analog Devices.

Revision Preliminary 2.3 (June 9, ´98)

- 31 -

Confidential Information

The mapping of the DSP data bits to the HSL port bits is:

Table 27. Mapping of HSL Port Nibbles

DSP

Data Bits

HSLDO

Nibble

23 : 20

1

19 : 16

2

15 : 12

3

11 : 8

4

HSCLK

HSLFS

HSLDO (3:0)

1

2

3

4

1

Figure 11. HSL Timing