Preliminary Technical Information

AD6426

This Information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no

obligation regarding future manufacture unless otherwise agreed to in writing. No responsibility is assumed by Analog Devices for its use; nor for any

infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent

rights of Analog Devices.

Revision Preliminary 2.3 (June 9, ´98)

- 40 -

Confidential Information

TIMING CHARACTERISTICS

EVBC Interface BSPORT

Parameter

Comment (see Figure 20)

Min

Typ

Max

Units

BSCLK period

76.9

ns

BSIFS setup time before BSCLK low

4

ns

BSIFS hold time after BSCLK low

7

ns

BSDI setup time before BSCLK low

4

ns

BSDI hold time after BSCLK low

7

ns

BSOFS delay after BSCLK high

15

ns

BSDO delay after BSCLK high

0

15

BSCLK (I)

BSDI (I)

BSDO (O)

D15

D14

BSIFS (I)

t

81

D15

D14

BSOFS (O)

t

82

t

83

t

84

Figure 20. EVBC Interface BSPORT Timing