Electronic Components Datasheet Search
  English  ▼

X  

ADV7281 Datasheet(PDF) 6 Page - Analog Devices

Part # ADV7281
Description  10-Bit, 4 Oversampled SDTV Video Decoder with Differential Inputs
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7281 Datasheet(HTML) 6 Page - Analog Devices

Back Button ADV7281 Datasheet HTML 2Page - Analog Devices ADV7281 Datasheet HTML 3Page - Analog Devices ADV7281 Datasheet HTML 4Page - Analog Devices ADV7281 Datasheet HTML 5Page - Analog Devices ADV7281 Datasheet HTML 6Page - Analog Devices ADV7281 Datasheet HTML 7Page - Analog Devices ADV7281 Datasheet HTML 8Page - Analog Devices ADV7281 Datasheet HTML 9Page - Analog Devices ADV7281 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
ADV7281
Data Sheet
Rev. A | Page 6 of 32
ANALOG SPECIFICATIONS
AVDD, DVDD, PVDD, and MVDD = 1.71 V to 1.89 V, DVDDIO = 2.97 V to 3.63 V, specified at operating temperature range, unless otherwise noted.
Specifications guaranteed by characterization. Note that MVDD only applies to the ADV7281-M/ADV7281-MA.
Table 3.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
CLAMP CIRCUITRY
External Clamp Capacitor
0.1
µF
Input Impedance
Clamps switched off
10
MΩ
Large Clamp Source Current
0.4
mA
Large Clamp Sink Current
0.4
mA
Fine Clamp Source Current
10
µA
Fine Clamp Sink Current
10
µA
CLOCK AND I2C TIMING SPECIFICATIONS
AVDD, DVDD, PVDD, and MVDD = 1.71 V to 1.89 V, DVDDIO = 2.97 V to 3.63 V, specified at operating temperature range, unless otherwise noted.
Specifications guaranteed by characterization. Note that MVDD only applies to the ADV7281-M/ADV7281-MA.
Table 4.
Parameter
Symbol
Min
Typ
Max
Unit
SYSTEM CLOCK AND CRYSTAL
Nominal Frequency
28.63636
MHz
Frequency Stability
±50
ppm
I2C PORT
SCLK Frequency
400
kHz
SCLK Minimum Pulse Width High
t1
0.6
µs
SCLK Minimum Pulse Width Low
t2
1.3
µs
Hold Time (Start Condition)
t3
0.6
µs
Setup Time (Start Condition)
t4
0.6
µs
SDATA Setup Time
t5
100
ns
SCLK and SDATA Rise Times
t6
300
ns
SCLK and SDATA Fall Times
t7
300
ns
Setup Time (Stop Condition)
t8
0.6
µs
RESET INPUT
RESET Pulse Width
5
ms
SDATA
SCLK
t3
t5
t3
t4
t8
t6
t7
t2
t1
Figure 4. I2C Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com