Electronic Components Datasheet Search
  English  ▼

X  

82371AB Datasheet(PDF) 73 Page - Intel Corporation

Part # 82371AB
Description  PCI-TO-ISA / IDE XCELERATOR PIIX4
PDF  284 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82371AB Datasheet(HTML) 73 Page - Intel Corporation

Back Button 82371AB Datasheet HTML 69Page - Intel Corporation 82371AB Datasheet HTML 70Page - Intel Corporation 82371AB Datasheet HTML 71Page - Intel Corporation 82371AB Datasheet HTML 72Page - Intel Corporation 82371AB Datasheet HTML 73Page - Intel Corporation 82371AB Datasheet HTML 74Page - Intel Corporation 82371AB Datasheet HTML 75Page - Intel Corporation 82371AB Datasheet HTML 76Page - Intel Corporation 82371AB Datasheet HTML 77Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 284 page
background image
82371AB (PIIX4)
73
4/9/97 2:23 PM PIIX4aDS
INTEL CONFIDENTIAL
(until publication date)
PRELIMINARY
4.2.1.9.
DLPAGE—DMA Low Page Registers (IO)
I/O Address:
DMA Channel 0—087h
DMA Channel 5—08Bh
DMA Channel 1—083h
DMA Channel 6—089h
DMA Channel 2—081h
DMA Channel 7—08Ah
DMA Channel 3—082h
Default Value:
Undefined (CPURST or Master Clear)
Attribute:
Read/Write
This register works in conjunction with the Current Address Register. After an autoinitialization, this register
retains the original programmed value. Autoinitialize takes place after a TC.
Bit
Description
7:0
DMA Low Page [23:16]. These bits represent address bits [23:16] of the 24-bit DMA address.
4.2.1.10.
DCBP—DMA Clear Byte Pointer Register (IO)
I/O Address:
Channels 0–3—00Ch; Channels 4–7—0D8h
Default Value:
All bits undefined
Attribute:
Write Only
Writing to this register executes the Clear Byte Pointer Command. This command is executed prior to
reading/writing a new address or word count to the DMA. The command initializes the byte pointer flip-flop to a
known state so that subsequent accesses to register contents address upper and lower bytes in the correct
sequence. The Clear Byte Pointer Command (or CPURST or the Master Clear Command) clears the internal
latch used to address the upper or lower byte of the 16-bit Address and Word Count Registers.
Bit
Description
7:0
Clear Byte Pointer. No specific pattern. Command enabled with a write to the I/O port address.
4.2.1.11.
DMC—DMA Master Clear Register (IO)
I/O Address:
Channel 0–3—00Dh; Channel 4–7—0DAh
Default Value:
All bits undefined
Attribute:
Write Only
This software instruction has the same effect as the hardware Reset.
Bit
Description
7:0
Master Clear. No specific pattern. Command enabled with a write to the I/O port address.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com