Electronic Components Datasheet Search
  English  ▼

X  

DB929B Datasheet(PDF) 37 Page - CML Microcircuits

Part # DB929B
Description  Full Data Packet Framing
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CMLMICRO [CML Microcircuits]
Direct Link  http://www.cmlmicro.com
Logo CMLMICRO - CML Microcircuits

DB929B Datasheet(HTML) 37 Page - CML Microcircuits

Back Button DB929B Datasheet HTML 33Page - CML Microcircuits DB929B Datasheet HTML 34Page - CML Microcircuits DB929B Datasheet HTML 35Page - CML Microcircuits DB929B Datasheet HTML 36Page - CML Microcircuits DB929B Datasheet HTML 37Page - CML Microcircuits DB929B Datasheet HTML 38Page - CML Microcircuits DB929B Datasheet HTML 39Page - CML Microcircuits DB929B Datasheet HTML 40Page - CML Microcircuits DB929B Datasheet HTML 41Page - CML Microcircuits Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 51 page
background image
4-Level FSK Modem Data Pump
Page 37 of 50
MX929B PRELIMINARY INFORMATION
©2001 MX-COM, INC.
www.mxcom.com Tel: 800 638 5577 336 744 5050
Fax: 336 744 5054
Doc. # 20480171.003
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Note: during this time the µC may
perform other functions, as the
µC variable 'STATE' is updated
by the interrupt service routine
Disable µC's MX929B Rx Interrupt Service Routine
Enable µC's MX929B Rx Interrupt Service Routine
Set µC variable 'STATE' to 0
Set the Mode Register IRQEN bit to '1'
Set the Mode Register IRQEN bit to '0'
Read the Status Register
Write a RESET task to the Command Register
Ensure that the Control Register
has been loaded with suitable
CKDIV, FSTOL, LEVRES and PLLBW values
Wait until the received carrier has been present
for at least 8 symbol times
Write a SFP task to the Command Register
with the AQSC and AQLEV bits set to '1'
Ensure that the Mode Register IRQEN,
PSAVE, RXEYE, TX/
, and SSIEN bits are '0',
and the INVSYM bit is set appropriately
RX
Yes
Yes
Yes
No
No
No
END
with error
END
START
'STATE' < 4 ?
BFREE bit = 1 ?
'STATE' = 4 ?
Figure 21: Receive Frame Example Flowchart, Main Program
Notes
1. The RESET command in Figure 21 and the practice of disabling the MX929B’s IRQ output when not
needed are not essential but can eliminate problems during debugging and if errors occur in operation.
2. The CRC and TXIMP bits should be set appropriately every time a byte is written to the Command
Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com