| Electronic Components Datasheet Search |
|
MH89770 Datasheet(PDF) 22 Page - Mitel Networks Corporation |
|
|
|||||||||||||||||||||||||||||
MH89770 Datasheet(HTML) 22 Page - Mitel Networks Corporation |
|
22 / 36 page ![]() 4-146 MH89770 Preliminary Information 5. Digital Access Cross Connect System (DACS) The Digital Access Cross Connect System (DACS) is a T1 switch with 127 T1 lines as input and output plus one T1 line that is reserved for test and maintenance purposes. A DACS is capable of switching any input channel on any T1 trunk to any output channel on any T1 trunk. There are four main blocks in Figure 15, the T1 interfaces, the switch matrix, the control matrix, and the clock generator. The digital trunk interface is made up of the MH89770 plus the additional components required to interface to the transmission line. The MH89770 handles all of the required transmit and receive data formatting, and converts the 1.544 MHz serial stream into ST-BUS format so that it can be routed through the MT8980 synchronous switch matrix. The switch matrix can be built so that the maximum throughput delay is 1 frame +2 channels. The switch matrix will not only route data channels to their destination, but it will also route the received signalling bits through to the destination channel. This is necessary because the receiving MH89770 decodes the T1 stream, and the transmitting MH89770 has to reconstruct the outgoing T1 stream. In other words, there is no multiframe integrity between received data and transmitted data. The total throughput delay is one frame plus ten ST-BUS channels for the MH89770 receiver, 2.5 ST-BUS channels for the MH89770 transmitter, and one frame plus two ST-BUS channels for the switch matrix for a total of 2.5 frames worst case. Figure 15 - Digital Access Cross Connect System (DACS) Switch Matrix M I C R O Control Matrix MT8980 MT8980 MT8941 MH89770 MH89770 T1 Interfaces Clock Generator izer Equal- izer DSTi DSTo CSTi0 CSTo CSTi1 C2i F0i C1.5i OUTA OUTB RxT RxR E8Ko DSTi DSTo CSTi0 CSTo CSTi1 C2i F0i C1.5i OUTA OUTB RxT RxR E8Ko STi7 STo7 STi0 STo0 F0i C4i F0i C4i STi7 STo7 STi0 STo0 STo1 STo2 F0i C4i C2i C1.5i CVb F0i F0b C4b C20 DPLL #2 C12i C16i C8Kb 12.352 MHz Osc. MHz Osc. 16.384 • • • • • • • • • • • • • Equal- DPLL #1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |