Electronic Components Datasheet Search
  English  ▼

X  

MT9079AC Datasheet(PDF) 34 Page - Mitel Networks Corporation

Part # MT9079AC
Description  CMOS ST-BUS??FAMILY Advanced Controller for E1
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT9079AC Datasheet(HTML) 34 Page - Mitel Networks Corporation

Back Button MT9079AC Datasheet HTML 30Page - Mitel Networks Corporation MT9079AC Datasheet HTML 31Page - Mitel Networks Corporation MT9079AC Datasheet HTML 32Page - Mitel Networks Corporation MT9079AC Datasheet HTML 33Page - Mitel Networks Corporation MT9079AC Datasheet HTML 34Page - Mitel Networks Corporation MT9079AC Datasheet HTML 35Page - Mitel Networks Corporation MT9079AC Datasheet HTML 36Page - Mitel Networks Corporation MT9079AC Datasheet HTML 37Page - Mitel Networks Corporation MT9079AC Datasheet HTML 38Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 54 page
background image
MT9079
4-270
Bit
Name
Functional Description
7
RIU0
Receive International Use Zero. This
is the bit which is received on the
PCM 30 2048 kbit/sec. link in bit
position one of the frame alignment
signal. It is used for the CRC-4
remainder or for international use.
6 - 0
RFA2-8
Receive Frame Alignment Signal Bits
2 to 8. These bit are received on the
PCM 30 2048 kbit/sec. link in bit
positions two to eight of frame align-
ment signal. These bits form the
frame alignment signal and should
be 0011011.
Table 52 - Receive Frame Alignment Signal
(Page 3, Address 11H)
Bit
Name
Functional Description
7
1SEC
One Second Timer Status. This bit
changes state once every 0.5 sec-
onds and is synchronous with the
2SEC timer.
6
2SEC
Two Second Timer Status. This bit
changes state once every second
and is synchronous with the 1SEC
timer.
5
CRCT
CRC-4
Timer
Status.
This
bit
changes from one-to-zero at the start
of the one second interval in which
CRC errors are accumulated. This bit
stays high for 8 msec.
4
EBT
E-Bit Timer Status. This bit changes
from one-to-zero at the start of the
one second interval in which E-bit
errors are accumulated. This bit
stays high for 8 msec.
3
400T
400 msec. Timer Status. This bit
changes state when the 400 msec.
CRC-4 multiframe alignment timer
expires.
2
8T
8
msec.
Timer
Status.
This
bit
changes state when the 8 msec.
CRC-4 multiframe alignment timer
expires.
1
CALN
CRC-4 Alignment. When CRC-4 mul-
tiframe
alignment
has
not
been
achieved this bit changes state every
2 msec. When CRC-4 multiframe
alignment has been achieved this bit
is
synchronous
with
the
receive
CRC-4 multiframe signal.
0
---
Unused.
Table 53 - Timer Status Word
(Page 3, Address 12H)
Bit
Name
Functional Description
7
RIU1
Receive International Use 1. This bit
is received on the PCM 30 2048
kbit/sec. link in bit position one of the
non-frame alignment signal. It is
used for CRC-4 multiframe alignment
or international use.
6
RNFAB
Receive Non-frame Alignment Bit.
This bit is received on the PCM 30
2048 kbit/sec. link in bit position two
of the non-frame alignment signal.
This bit should be one in order to dif-
ferentiate between frame alignment
frames
and
non-frame
alignment
frames.
5
RALM
Receive Alarm. This bit is received
on the PCM 30 2048 kbit/sec. link in
bit position three of the non-frame
alignment signal. It is used to indicate
an alarm from the remote end of the
PCM 30 link (1 - alarm, 0 - normal).
4 - 0
RNU4-8
Receive National Use Four to Eight.
These bits are received on the PCM
30 2048 kbit/sec. link in bit positions
four to eight of the non-frame align-
ment signal.
Table 54 - Receive Non-frame Alignment Signal
(Page 3, Address 13H)
Bit
Name
Functional Description
7 - 4
RMA1-4
Receive Multiframe Alignment Bits
One to Four. These bits are received
on the PCM 30 2048 kbit/sec. link in
bit positions one to four of time slot
16 of frame zero of every multiframe.
These bit should be 0000 for proper
multiframe alignment.
3
X1
Receive Spare Bit X1. This bit is
received
on the
PCM
30
2048
kbit/sec. link in bit position five of
time slot 16 of frame zero of every
multiframe.
2
Y
Receive Y-bit Alarm. This bit is
received
on the
PCM
30
2048
kbit/sec. link in bit position six of time
slot 16 of frame zero of every multi-
frame. It indicates loss of multiframe
alignment at the remote end (1 -loss
of multiframe alignment; 0 - multi-
frame alignment acquired).
1 - 0
X2, X3
Receive Spare Bits X2 and X3.
These bits are received on the PCM
30 2048 kbit/sec. link in bit positions
seven and eight respectively, of time
slot 16 of frame zero of every multi-
frame.
Table 55 - Receive Multiframe Alignment Signal
(Page 3, Address 14H)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com