Electronic Components Datasheet Search
  English  ▼

X  

MT91L60AS Datasheet(PDF) 25 Page - Mitel Networks Corporation

Part # MT91L60AS
Description  ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT91L60AS Datasheet(HTML) 25 Page - Mitel Networks Corporation

Back Button MT91L60AS Datasheet HTML 21Page - Mitel Networks Corporation MT91L60AS Datasheet HTML 22Page - Mitel Networks Corporation MT91L60AS Datasheet HTML 23Page - Mitel Networks Corporation MT91L60AS Datasheet HTML 24Page - Mitel Networks Corporation MT91L60AS Datasheet HTML 25Page - Mitel Networks Corporation MT91L60AS Datasheet HTML 26Page - Mitel Networks Corporation MT91L60AS Datasheet HTML 27Page - Mitel Networks Corporation MT91L60AS Datasheet HTML 28Page - Mitel Networks Corporation MT91L60AS Datasheet HTML 29Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 32 page
background image
Advance Information
MT91L60/61
25
Figure 12 - SSI Synchronous Timing Diagram
† Timing is over recommended temperature range & recommended power supply voltages.
‡ Typical figures are at 25
°C and are for design aid only: not guaranteed and not subject to production testing.
NOTE 1: Not production tested, guaranteed by design.
AC Electrical Characteristics† - SSI BUS Asynchronous Timing (note 1) (see Figure 13)
Characteristics
Sym
Min
Typ‡
Max
Units
Test Conditions
1
Bit Cell Period
TDATA
7812
3906
ns
ns
BCL=128 kHz
BCL=256 kHz
2
Frame Jitter
Tj
600
ns
3
Bit 1 Dout Delay from STB
going high
tdda1
Tj+600
ns
CL=50 pF, RL=1K
4
Bit 2 Dout Delay from STB
going high
tdda2
600+
TDATA-Tj
600+
TDATA
600 +
TDATA+Tj
ns
CL=50 pF, RL=1K
5
Bit n Dout Delay from STB
going high
tddan
600 +
(n-1) x
TDATA-Tj
600 +
(n-1) x
TDATA
600 +
(n-1) x
TDATA+Tj
ns
CL=50 pF, RL=1K
n=3 to 8
6
Bit 1 Data Boundary
TDATA1
TDATA-Tj
TDATA+Tj
ns
7
Din Bit n Data Setup time from
STB rising
tSU
TDATA\2
+500ns-Tj
+(n-1) x
TDATA
ns
n=1-8
8
Din Data Hold time from STB
rising
tho
TDATA\2
+500ns+Tj
+(n-1) x
TDATA
ns
(BCL)
Din
Dout
STB
70%
30%
70%
30%
70%
30%
70%
30%
tBCLH
tR
tF
tBCLL
tDIS
tDIH
tDOZL
tDD
tBCL
tDOZH
tSSS
tENW
tSSH
tDOLZ
tDOHZ
NOTE:
Levels refer to % VDD (CMOS I/O)
CLOCKin
70%
30%
STBd
tENWD
tDSTBR
tDSTBF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com