| Electronic Components Datasheet Search |
|
DS2143 Datasheet(PDF) 32 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS2143 Datasheet(HTML) 32 Page - Dallas Semiconductor |
|
32 / 44 page ![]() DS2143/DS2143Q 32 of 44 RECEIVE SIDE 2.048 MHZ BOUNDARY TIMING (WITH ELASTIC STORE ENABLED) NOTES: 1. RSYNC is in the output mode (RCR1.5=0). 2. RSYNC is in the input mode (RCR1.5=1). 3. RCHBLK is programmed to block channel 1. RECEIVE SIDE BOUNDARY TIMING (WITH ELASTIC STORE DISABLED) NOTES: 1. There is a 6 RCLK delay from RPOS, RNEG to RSER. 2. RCHBLK is programmed to block channel 2. 3. RLINK is programmed to output the Sa4 bits. 4. RLINK is programmed to output the Sa4 and Sa8 bits. 5. RLINK is programmed to output the Sa5 and Sa7 bits. 6. Shown is a non-align frame boundary. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |