Electronic Components Datasheet Search
  English  ▼

X  

LM3559 Datasheet(PDF) 32 Page - Texas Instruments

Click here to check the latest version.
Part # LM3559
Description  Synchronous Boost Flash Driver
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LM3559 Datasheet(HTML) 32 Page - Texas Instruments

Back Button LM3559 Datasheet HTML 28Page - Texas Instruments LM3559 Datasheet HTML 29Page - Texas Instruments LM3559 Datasheet HTML 30Page - Texas Instruments LM3559 Datasheet HTML 31Page - Texas Instruments LM3559 Datasheet HTML 32Page - Texas Instruments LM3559 Datasheet HTML 33Page - Texas Instruments LM3559 Datasheet HTML 34Page - Texas Instruments LM3559 Datasheet HTML 35Page - Texas Instruments LM3559 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 50 page
background image
32
LM3559
SNVS624B – JUNE 2011 – REVISED JUNE 2016
www.ti.com
Product Folder Links: LM3559
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
8.6.9 Last Flash Register
The Last Flash Register is a read-only register loaded with the flash code corresponding to the flash level that
the device was at if any of the following events happens:
1. Voltage at LEDI/NTC falling below VTRIP with the device in NTC mode (Configuration Register 1 bit [4] = 1)
2. Input voltage falling below the programmed VIN monitor threshold with device in VIN monitor mode (VIN
Monitor Register bit [0] = 1)
3. Input voltage falling below the programmed VIN flash monitor threshold with the device in VIN flash monitor
mode (VIN Monitor Register bit [3] = 1).
The Last Flash Register is updated at the same time that the corresponding flag bit is written to the Flags
Register. This results in a delay of 250 µs from when VLEDI/NTC (NTC mode) crosses VTRIP, or VIN (VIN monitor
enabled) crosses the VIN_TH. During VIN flash monitor there is a 8-µs deglitch time so the VIN flash monitor flag is
written (and the Last Flash Register is updated) 8 µs after VIN falls below VIN_FLASH.
Table 10. Last Flash Register Descriptions
Bit 7
(LF2A)
Bit 6
(LF2B)
Bit 5
(LF2C)
Bit 4
(LF2D)
Bit 3
(LF1A)
Bit 2
(LF1B)
Bit 1
(LF1C)
Bit 0
(LF1D)
These bits are read only and represent the flash current code for
LED2 that the LM3559 was at during the interrupt.
0000 = 56.25 mA (112.5 mA total)
0001 = 112.5 mA (225 mA total)
0010 = 168.75 mA (337.5 mA total)
0011 = 225 mA (450 mA total)
0100 = 281.25mA (562.5 mA total)
0101 = 337.5 mA (675 mA total)
0110 = 393.75 mA (787.5 mA total)
0111 = 450 mA (900 mA total)
1000 = 506.25 mA (1012.5 mA total)
1001 = 562.5 mA (1125 mA total)
1010 = 618.75 mA (1237.5 mA total)
1011 = 675 mA (1350 mA total)
1100 = 731.25 mA (1562.5 mA total)
1101 = 787. 5mA (1575 mA total)
1110 = 843.75 mA (1687.5 mA total)
1111 = 900 mA (1800 mA total)
These bits are read only and represent the flash current code for
LED1 that the LM3559 was at during the interrupt.
0000 = 56.25 mA (112.5 mA total)
0001 = 112.5 mA (225 mA total)
0010 = 168.75 mA (337.5 mA total)
0011 = 225 mA (450 mA total)
0100 = 281.25mA (562.5 mA total)
0101 = 337.5 mA (675 mA total)
0110 = 393.75 mA (787.5 mA total)
0111 = 450 mA (900 mA total)
1000 = 506.25 mA (1012.5 mA total)
1001 = 562.5 mA (1125 mA total)
1010 = 618.75 mA (1237.5 mA total)
1011 = 675 mA (1350 mA total)
1100 = 731.25 mA (1562.5 mA total)
1101 = 787. 5 mA (1575 mA total)
1110 = 843.75 mA (1687.5 mA total)
1111 = 900 mA (1800 mA total)
8.6.10 VLED Monitor Register
The VLED Monitor Register controls the internal 4-bit analog to digital converter. Bits [3:0] of this register contain
the 4-bit data of the LED voltage. This data is the digitized voltage of the highest of either VLED1 to GND or
VLED2 to GND. Bit [4] is the manual mode enable which provides for a manual conversion of the ADC. In
manual mode the automatic conversion is still performed. In automatic conversion mode a conversion is
performed each time a flash pulse is initiated. Bit [5] is the ADC shutdown bit. Bit [6] signals the end of
conversion. This is a read-only bit that goes high when a conversion is complete and data is ready. A read of the
VLED Monitor Register clears the EOC bit (see Table 11).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com