LM3559 datasheet(33/50 Pages) TI1

33 / 50 page

LM3559

www.ti.com

SNVS624B – JUNE 2011 – REVISED JUNE 2016

Product Folder Links: LM3559

Submit Documentation Feedback

Table 11. VLED Monitor Register Descriptions

Bit 7

(Not Used)

Bit 6

(End of

Conversion)

Bit 5

(Shutdown)

Bit 4

(Manual Mode

Enable)

Bit 3

(ADC3)

Bit 2

(ADC2)

Bit 1

(ADC1)

Bit 0

(ADC0)

N/A

0 = Conversion

in progress

(default)

0 = ADC is

enabled

(default)

0 = Manual

mode disabled

(default)

0000 = (VLED < 3.2 V) (default)

0001 = (3.2 V

≤ VLED < 3.3 V)

0010 = (3.3 V

≤ VLED < 3.4 V)

0011 = (3.4 V

≤ VLEDD < 3.5 V)

0100 = (3.5 V

≤ VLED < 3.6 V)

0101 = (3.6 V

≤ VLED < 3.7 V)

0110 = (3.7 V

≤ VLED < 3.8 V)

0111 = (3.8 V

≤ VLED < 3.9 V)

1000 = (3.9 V

≤ VLED < 4 V)

1001 = (4 V

≤ VLED < 4.1 V)

1010 = (4.1 V

≤ VLED < 4.2 V)

1011 = (4.2 V

≤ VLED < 4.3 V)

1100 = (4.3 V

≤ VLED < 4.4 V)

1101 = (4.4 V

≤ VLED < 4.5 V)

1110 = (4.5 V

≤ VLED < 4.6 V)

1111 = (4.6 V

≤ VLED)

1 = Conversion

done

1 = ADC is

shutdown, no

conversion is

performed

1 = Manual

mode is

enabled

8.6.11 ADC Delay Register

The ADC Delay Register programs the delay from when the EOC bit goes low to when a conversion is initiated.

This delay applies to both manual mode and automatic mode. Bit 5 is the no-delay bit and can set the delay to

effectively 0 (see Table 12, Figure 32, and Figure 33).

Table 12. ADC Delay Register

Bit 7

(Not Used)

Bit 6

(Not used)

Bit 5 (No Delay)

Bit 4 (D1)

Bit 3 (D2)

Bit 2 (D3)

Bit 1 (D4)

Bit 0 (D5)

N/A

0 = Delay is set by bits [4:0]

(default)

Bits [4:0] programs the delay from when the EOC bit goes low to when a

conversion is started (250 µs/step).

00000 = 250 µs (default)

11111 = 8ms

1 = no delay from when the

EOC goes low to when the

conversion is started.

8.6.12 Input Voltage Monitor Register

The VIN Monitor Register contains the enable bit for the VIN monitor, the threshold select for the VIN monitor, the

enable bit for the VIN flash monitor, and the threshold select for the VIN flash monitor (see Table 13).

Table 13. VIN Monitor Register

Bit 7

(Not used)

Bit 6

(Not used)

Bit 5

(VIN Flash

Monitor

Threhold 1)

Bit 4

(VIN Flash

Monitor

Threhold 0)

Bit 3

(VIN Flash

Monitor

Enable)

Bit 2

(VIN Monitor

Threshold 1)

Bit 1

(VIN Monitor

Threshold 0)

Bit 0

(VIN Monitor

Enable)

N/A

00= 2.9 V (default)

01 = 3 V

10 = 3.1 V

11 = 3.2 V

0 = VIN monitor

is disabled

(default)

00 = 2.9 V (default)

01= 3 V

10 = 3.1 V

11 = 3.2 V

0 = VIN monitor

disabled (default)

1 = VIN monitor

is enabled

1 = VIN

monitorenabled

8.6.13 Privacy Register

The Privacy Register contains the bits to control which current source is used for the privacy indicator (LED1 or

LED2 or both), whether the privacy indicator turns off or remains on after the flash pulse terminates, and the duty

cycle settings (between 10% and 80%) for setting the privacy LED current (see Table 14).

LM3559 Datasheet(PDF) 33 Page - Texas Instruments

LM3559 Datasheet(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL