SLMA002 datasheet(21/46 Pages) TI1

21 / 46 page

(

)

ESR

OUT

(10)

(

)

LOWER

UPPER

COMP

LOWER

(11)

COMP

POLE

COMP

p ´

(12)

POLE

LOAD

OUT

p ´

(13)

Bootstrap for the N-Channel MOSFET

Operating Near Maximum Duty Cycle

TPS55383

,, TPS55386

www.ti.com ......................................................................................................................................................................................... SLUS818 – SEPTEMBER 2008

Next, calculate the value of the error amplifier gain setting resistor and capacitor.

where

NOTE:

Once the filter and compensation component values have been established,

laboratory measurements of the physical design should be performed to confirm

converter stability.

A bootstrap circuit provides a voltage source higher than the input voltage and of sufficient energy to fully

enhance the switching MOSFET each switching cycle. The PWM duty cycle is limited to a maximum of 90%,

allowing an external bootstrap capacitor to charge through an internal synchronous switch (between BP and

BOOTx) during every cycle. When the PWM switch is commanded to turn ON, the energy used to drive the

MOSFET gate is derived from the voltage on this capacitor.

To allow the bootstrap capacitor to charge each switching cycle, an internal pulldown MOSFET (from SW to

GND) is turned ON for approximately 140 ns at the beginning of each switching cycle. In this way, if, during light

load operation, there is insufficient energy for the SW node to drive to ground naturally, this MOSFET forces the

SW node toward ground and allow the bootstrap capacitor to charge.

Because this is a charge transfer circuit, care must be taken in selecting the value of the bootstrap capacitor. It

must be sized such that the energy stored in the capacitor on a per cycle basis is greater than the gate charge

requirement of the MOSFET being used.

DESIGN HINT

For the bootstrap capacitor, use a ceramic capacitor with a value between 22 nF and

82 nF.

NOTE:

For 5-V input applications, connect PVDDx to BP directly. This connection bypasses

the internal control circuit regulator and provides maximum voltage to the gate drive

circuitry. In this configuration, shutdown mode IDDSDNis the same as quiescent IDDQ.

If the TPS5538x operates at maximum duty cycle, and if the input voltage is insufficient to support the output

voltage (at full load or during a load current transient), then there is a possibility that the output voltage will fall

from regulation and trip the output UV comparator. If this should occur, the TPS5538x protection circuitry

declares a fault and enter a shut down-and-restart cycle.

Submit Documentation Feedback

Product Folder Link(s): TPS55383 TPS55386

SLMA002 Datasheet(PDF) 21 Page - Texas Instruments

SLMA002 Datasheet(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL