Electronic Components Datasheet Search
  English  ▼

X  

SLMA002 Datasheet(PDF) 29 Page - Texas Instruments

Part # SLMA002
Description  3-A DUAL NON-SYNCHRONOUS CONVERTER WITH INTEGRATED HIGH-SIDE MOSFET AND EXTERNAL COMPENSATION
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SLMA002 Datasheet(HTML) 29 Page - Texas Instruments

Back Button SLMA002 Datasheet HTML 25Page - Texas Instruments SLMA002 Datasheet HTML 26Page - Texas Instruments SLMA002 Datasheet HTML 27Page - Texas Instruments SLMA002 Datasheet HTML 28Page - Texas Instruments SLMA002 Datasheet HTML 29Page - Texas Instruments SLMA002 Datasheet HTML 30Page - Texas Instruments SLMA002 Datasheet HTML 31Page - Texas Instruments SLMA002 Datasheet HTML 32Page - Texas Instruments SLMA002 Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 46 page
background image
PCB Layout Guidelines
TPS55383
,, TPS55386
www.ti.com ......................................................................................................................................................................................... SLUS818 – SEPTEMBER 2008
The layout guidelines presented here are illustrated in the PCB layout examples given in Figure 31 and
Figure 32.
• Power pad must be connected to low current ground with available surface copper to dissipate heat.
Recommend extending ground land beyond device package area.
• Connect the GND pin to the PowerPAD through a 10-mil (.010 in, or 0.0254 mm) wide trace.
• Place the ceramic input capacitors close to PVDD1 and PVDD2; Connect ceramic input capacitor ground to
PowerPad with min 50mil wide trace.
• Maintain tight loop of wide traces from SW1 or SW2 through switch node, inductor, output capacitor and
rectifier diode. Avoid using vias in this loop.
• Use wide ground connection from input capacitor to rectifier diode as close to power path as possible.
Recommend directly under diode and switch node.
• Locate bootstrap capacitor close to BOOT pin to minimize gate drive loop.
• Locate feedback and compensation components over GND and away from switch node and rectifier diode to
input capacitor ground connection.
• Locate snubber components close to rectifier diode with minimize loop area.
• Locate BP bypass capacitor very close to device. Recommend minimal loop area.
• Locate output ceramic capacitor close to inductor output terminal between inductor and electrolytic capacitors
if used.
Figure 31. Top Layer Copper Layout and Component
Figure 32. Bottom Layer Copper Layout
Placement
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Link(s): TPS55383 TPS55386



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com