Electronic Components Datasheet Search
  English  ▼

X  

PC87591L Datasheet(PDF) 80 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87591L
Description  LPC Mobile Embedded Controllers
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87591L Datasheet(HTML) 80 Page - National Semiconductor (TI)

Back Button PC87591L Datasheet HTML 76Page - National Semiconductor (TI) PC87591L Datasheet HTML 77Page - National Semiconductor (TI) PC87591L Datasheet HTML 78Page - National Semiconductor (TI) PC87591L Datasheet HTML 79Page - National Semiconductor (TI) PC87591L Datasheet HTML 80Page - National Semiconductor (TI) PC87591L Datasheet HTML 81Page - National Semiconductor (TI) PC87591L Datasheet HTML 82Page - National Semiconductor (TI) PC87591L Datasheet HTML 83Page - National Semiconductor (TI) PC87591L Datasheet HTML 84Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 437 page
background image
4.0 Embedded Controller Modules (Continued)
www.national.com
80
Revision 1.07
The fast read bus cycle cannot be extended by adding wait cycles (WAIT field in SZCFGn register is ignored during this bus
cycle). Additionally, hold cycles cannot be added (HOLD field in SZCFGn register is also ignored). When a write bus cycle
immediately precedes, in sequence, a fast read bus cycle, an idle clock cycle is forced between the two; see Figure 23.
Note that when the core attempts to access more bytes than the configured bus width (i.e., a word), the transaction is broken
up into “basic” (T1-2) bus cycles.
4.1.8
I/O Expansion Bus Cycles
The I/O expansion bus cycles support the implementation of on-chip I/O port functionality (when the pins of the on-chip I/O
ports are used to support DEV environments) and/or additional ports, using off-chip external logic.
I/O expansion bus cycles access the off-chip I/O device using the following signals:
SELIO.
Address lines A0-7.
The RD and WR0-1 signals may be used.
The design minimizes the off-chip logic required to implement the I/O ports. It is costly to implement a port with pins individ-
ually configured for input or output. Implementing ports for input only or output only reduces expenses.
I/O expansion bus cycle is not generated during an access to a port register if one of the following conditions occurs:
A port pin is available on-chip.
All port pins are inputs and the port is being written.
CLK
A0-19
SELx
SELy
RD
WR0-1
D0-15
Fast
Late Write
Fast
TIdle
T1-2
T1
T2
T1-2
T1
Read
Read
TIdle
In
Out
In
BST0-2
(x
y)
(y
x)
Idle
Cycle
Figure 23. Fast Read Bus Cycle
Bus State



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com