| Electronic Components Datasheet Search |
|
PC87591L Datasheet(PDF) 82 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87591L Datasheet(HTML) 82 Page - National Semiconductor (TI) |
|
82 / 437 page ![]() 4.0 Embedded Controller Modules (Continued) www.national.com 82 Revision 1.07 Core Bus Monitoring The core bus monitoring cycle is a non-data transfer bus cycle. It takes a single clock cycle - T1. On this cycle: ● The address pins display the address of the internal device accessed on the core bus. ● CBRD indicates the direction of the access (read or write). ● BE0-1 indicate which data bus bytes are accessed (lower or upper). ● BST0-2 display the core bus status. The core bus monitoring cycle, as shown in Figure 26, is generated only when bit 1 (OBR) in BCFG register is 1. CLK A0-12, T1 SEL0-1 WR0-1 D0-15 RD BST0-2 SELIO A16-19 CBRD BE0-1 Figure 26. Core Bus Monitoring Bus Cycle Bus State |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |