PC87591L datasheet(155/437 Pages) NSC

155 / 437 page

Embedded Controller Modules (Continued)

Revision 1.07

155

www.national.com

Figure 55. Seven Data Bit Frame Options

The format shown in Figure 56 consists of one start bit, eight data bits (excluding parity) and one or two stop bits. If parity

bit generation is enabled by setting the PEN bit, a parity bit is generated and transmitted following the eight data bits.

Figure 56. Eight Data Bit Frame Options

The format shown in Figure 57 consists of one start bit, nine data bits and one or two stop bits. This format also supports

the USART attention feature. When operating in this format, all eight bits of UTBUF and URBUF are used for data. The ninth

data bit is transmitted and received using two bits in the control registers, called STPXB9 and RB9. Parity is not generated

or verified in this mode.

Figure 57. Nine Data Bit Frame Options

Baud Rate Generator

The Baud Rate Generator provides the basic baud clock from the system clock. The system clock is passed through a two-

stage divider chain consisting of a 5-bit baud rate pre-scaler (PSC) and an 11-bit baud rate divisor (DIV).

The correspondences between the 5-bit pre-scaler select (PSC) and pre-scaler factors are shown in Table 21.

START

BIT

7-BIT DATA

START

BIT

7-BIT DATA

START

BIT

7-BIT DATA

START

BIT

7-BIT DATA

START

BIT

8-BIT DATA

START

BIT

8-BIT DATA

START

BIT

8-BIT DATA

START

BIT

8-BIT DATA

START

BIT

9-BIT DATA

START

BIT

9-BIT DATA

PC87591L Datasheet(PDF) 155 Page - National Semiconductor (TI)

PC87591L Datasheet(HTML) 155 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL