Electronic Components Datasheet Search
  English  ▼

X  

ML7344CE Datasheet(PDF) 119 Page - LAPIS Semiconductor Co., Ltd.

Part # ML7344CE
Description  Sub-GHz(160MHz to 510MHz) band short range wireless transceiver IC
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LAPIS [LAPIS Semiconductor Co., Ltd.]
Direct Link  http://www.lapis-semi.com/
Logo LAPIS - LAPIS Semiconductor Co., Ltd.

ML7344CE Datasheet(HTML) 119 Page - LAPIS Semiconductor Co., Ltd.

Back Button ML7344CE Datasheet HTML 115Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 116Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 117Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 118Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 119Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 120Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 121Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 122Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 123Page - LAPIS Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 154 page
background image
FEDL7344C/E/J-05
ML7344C/E/J
119/154
(2) FIFO mode (less than 64 byte)
FIFO mode can be selected by RXDIO_CTRL[1:0]([DIO_SET: B0 0x0C(7-6)])=0b00. After SyncWord
detection, RX data will be stored into the RX_FIFO. Upon Data RX completion interrupt (INT[8] group2)
occurs, the host will read RX data from [RD_FIFO:B0 0x7F] registers. If CRC errors interrupt (INT[9] group2)
is generated, the next packet can be ready to receive without reading all current RX data by setting
STATE_CLR1 [STATE_CLR: B0 0x16(1)](RX FIFO pointer clear). If FIFO-Full trigger and FIFO-Empty
trigger are not used, please set 0b0 to both RXFIFO_THRH_EN([RXFIFO_THRH: B0 0x19(7)]) and
RXFIFO_THRL_EN([RXFIFO_THRH: B0 0x1A(7)]) .
START
RX_ON issue *1
[RF_STATUS: B0 0x0B]
No
Yes
No
Next packet to be received?
Yes
TRX_OFF issue
[RF_STATUS: B0 0x0B]
Read RX data
[RD_FIFO:B0 0x7F]
TX?
Yes
INT[8] clear
[INT_SOURCE_GRP2: B0 0x0E]
RX FIFO trigger level setting
[RXFIFO_THRH: B0 0x19]=0x00
[RXFIFO_THRL: B0 0x1A]=0x00
CRC error (INT[9])?
[INT_SOURCE_GRP2] B0 0x0E(1)]
Yes
RX completion (INT[8])?
[INT_SOURCE_GRP2] B0 0x0E(0)]
No
To RF state transition wait flow
Set TX_ON after RX completion?
[RF_STATUS_CTRL:B0 0x0A]
Yes
No
Set TRX_OFF/SLEEP after RX completion?
[RF_STATUS_CTRL:B0 0x0A]
Yes
TX_ON issue
[RF_STATUS: B0 0x0B]
To RF state transition wait
flow and TX flow
No
INT[9] clear
[INT_SOURCE_GRP2: B0 0x0E]
RX FIFO pointer clear
[STATE_CLR: B0 0x16(1)]
*1 At lease following 2 interrupts in the group 2
should be un-masked for data receiving.
INT[8]: RX completion interrupt
INT[15]: Sync error interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com