Electronic Components Datasheet Search
  English  ▼

X  

MICRF507 Datasheet(PDF) 14 Page - Micrel Semiconductor

Part # MICRF507
Description  470MHz to 510MHz Low-Power FSK Transceiver with 10dBm Power Amplifier
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

MICRF507 Datasheet(HTML) 14 Page - Micrel Semiconductor

Back Button MICRF507 Datasheet HTML 10Page - Micrel Semiconductor MICRF507 Datasheet HTML 11Page - Micrel Semiconductor MICRF507 Datasheet HTML 12Page - Micrel Semiconductor MICRF507 Datasheet HTML 13Page - Micrel Semiconductor MICRF507 Datasheet HTML 14Page - Micrel Semiconductor MICRF507 Datasheet HTML 15Page - Micrel Semiconductor MICRF507 Datasheet HTML 16Page - Micrel Semiconductor MICRF507 Datasheet HTML 17Page - Micrel Semiconductor MICRF507 Datasheet HTML 18Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 47 page
background image
Micrel, Inc.
MICRF507
October 2, 2013
14
Revision 2.2
Control Interface Timing
Figure 4 and Table 2 give the timing specifications for the
control interface.
When in Receive or Transmit mode (but not Power-down
or Standby mode), an additional timing constraint applies:
elapsed time between falling edges of CS must be a
minimum of 2/fc, where fc is the synthesizer’s comparison
frequency (also called phase detector frequency). fc =
fXCO/M,
XCO
XCO
c
f
2M
time
min
M
f
f
=
=
where M = M0 when receiving or transmitting with VCO
modulation, and M = max{M0, M1} when transmitting with
divider modulation.
Symbol
Parameter
Values
Units
Min.
Typ.
Max.
Thigh
Min. high time of
SCLK
20
ns
Tlow
Min. low time of
SCLK
20
ns
tfall
Fall time of SCLK
1
µs
trise
Rise time of SCLK
1
µs
Tcsr
Time from rising
edge of CS to
falling edge of
SCLK
50
ns
Tcsf
Min. delay from
rising edge of CS
to rising edge of
SCLK
25
ns
Twrite
Min. delay from
valid IO to falling
edge of SCLK
during a write
operation
20
ns
Tread
Min. delay from
rising edge of
SCLK to valid IO
during a read
operation
(assuming load
capacitance of IO
is 25pF)
75
ns
tPOR
Power on Reset
time
4.6
9
ms
Table 1. Control Interface Timing
Power-on Reset
The power-on reset time (tPOR), given in Table 2, is defined
as the time from
application of supply voltage to
completion of power on reset.
To determine when the chip has completed its power-on
without waiting for the worst-case time (maximum tPOR), do
the following:
•
Write hex 03 (binary 00000011) to Register 0.
This puts the chip in Standby mode.
•
Read Register 0. If the value read is binary
00000011, then exit; power-on is complete. If not,
go to previous step and repeat.
Because registers are initially in an unknown state after
power-on (exception: Mode[1:0] initializes to 00), always
enter a complete set of register values as the first
transaction, and always enter only nonzero values for N
and M.
Figure 5. Power-On Programming Flowchart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com