Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

70T653MS12BCGI Datasheet(PDF) 22 Page - Integrated Device Technology

Part # 70T653MS12BCGI
Description  HIGH-SPEED 2.5V 512K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

70T653MS12BCGI Datasheet(HTML) 22 Page - Integrated Device Technology

Back Button 70T653MS12BCGI Datasheet HTML 16Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 17Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 18Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 19Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 20Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 21Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 22Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 23Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 24Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 22 / 24 page
background image
IDT70T653M
High-Speed 2.5V 512K x 36 Asynchronous Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
22
JTAG AC Electrical
Characteristics(1,2,3,4,5)
70T653M
Symbol
Parameter
Min.
Max.
Units
tJCYC
JTAG Clock Input Period
100
____
ns
tJCH
JTAG Clock HIGH
40
____
ns
tJCL
JTAG Clock Low
40
____
ns
tJR
JTAG Clock Rise Time
____
3(1)
ns
tJF
JTAG Clock Fall Time
____
3(1)
ns
tJRST
JTAG Reset
50
____
ns
tJRSR
JTAG Reset Recovery
50
____
ns
tJCD
JTAG Data Output
____
25
ns
tJDC
JTAG Data Output Hold
0
____
ns
tJS
JTAG Setup
15
____
ns
tJH
JTAG Hold
15
____
ns
5679 tbl 20
NOTES:
1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any
speed specified in this datasheet.
5. JTAG cannot be tested in sleep mode.
JTAG Timing Specifications
TCK
Device Inputs(1)/
TDI/TMS
Device Outputs(2)/
TDO
TRST
tJCD
tJDC
tJRST
tJS
tJH
tJCYC
tJRSR
tJF
tJCL
tJR
tJCH
5679 drw 24
x
NOTES:
1. Device inputs = All device inputs except TDI, TMS, TCK and TRST.
2. Device outputs = All device outputs except TDO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com