Electronic Components Datasheet Search
  English  ▼

X  

70T653MS12BCGI Datasheet(PDF) 4 Page - Integrated Device Technology

Part # 70T653MS12BCGI
Description  HIGH-SPEED 2.5V 512K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

70T653MS12BCGI Datasheet(HTML) 4 Page - Integrated Device Technology

  70T653MS12BCGI Datasheet HTML 1Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 2Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 3Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 4Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 5Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 6Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 7Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 8Page - Integrated Device Technology 70T653MS12BCGI Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
IDT70T653M
High-Speed 2.5V 512K x 36 Asynchronous Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
4
Pin Names
NOTES:
1. VDD, OPTX, and VDDQX must be set to appropriate operating levels prior to
applying inputs on I/OX.
2. OPTX selects the operating voltage levels for the I/Os and controls on that port.
If OPTX is set to VDD (2.5V), then that port's I/Os and controls will operate at 3.3V
levels and VDDQX must be supplied at 3.3V. If OPTX is set to VSS (0V), then that
port's I/Os and controls will operate at 2.5V levels and VDDQX must be supplied
at 2.5V. The OPT pins are independent of one another—both ports can operate
at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V
with the other at 2.5V.
3. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when
asserted. OPTx, INTx and the sleep mode pins themselves (ZZx) are not
affected during sleep mode. It is recommended that boundry scan not be operated
during sleep mode.
Left Port
Right Port
Names
CE0L,
CE1L
CE0R,
CE1R
Chip Enables (Input)
R/WL
R/WR
Read/Write Enable (Input)
OEL
OER
Output Enable (Input)
A0L - A18L
A0R - A18R
Address (Input)
I/O0L - I/O35L
I/O0R - I/O35R
Data Input/Output
SEML
SEMR
Semaphore Enable (Input)
INTL
INTR
Interrupt Flag (Output)
BUSYL
BUSYR
Busy Input
BE0L
- BE3L
BE0R
- BE3R
Byte Enables (9-bit bytes) (Input)
VDDQL
VDDQR
Power (I/O Bus) (3.3V or 2.5V)(1) (Input)
OPTL
OPTR
Option for selecting VDDQX(1,2) (Input)
ZZL
ZZR
Sleep Mode Pin(3) (Input)
VDD
Power (2.5V)(1) (Input)
VSS
Ground (0V) (Input)
TDI
Test Data Input
TDO
Test Data Output
TCK
Test Logic Clock (10MHz) (Input)
TMS
Test Mode Select (Input)
TRST
Reset (Initialize TAP Controller) (Input)
5679 tbl 01



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com