Electronic Components Datasheet Search
  English  ▼

X  

34C60 Datasheet(PDF) 24 Page - SMSC Corporation

Part # 34C60
Description  PARALLEL PORT INTERFACE CHIP PERIPHERAL SIDE
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

34C60 Datasheet(HTML) 24 Page - SMSC Corporation

Back Button 34C60 Datasheet HTML 20Page - SMSC Corporation 34C60 Datasheet HTML 21Page - SMSC Corporation 34C60 Datasheet HTML 22Page - SMSC Corporation 34C60 Datasheet HTML 23Page - SMSC Corporation 34C60 Datasheet HTML 24Page - SMSC Corporation 34C60 Datasheet HTML 25Page - SMSC Corporation 34C60 Datasheet HTML 26Page - SMSC Corporation 34C60 Datasheet HTML 27Page - SMSC Corporation 34C60 Datasheet HTML 28Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 58 page
background image
SMSC DS – PPC34C60
Page 24
Rev. 06/01/2001
ADVANCED INFORMATION
OPERATION REGISTER - 0100 (Read/Write)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
INTCLR
INTEN
AUTO-INC
PDMA
DIREC
DMAEN
D16
F16
The bits in this register control the operation of the PPC34C60.
Bit 0:F16
Setting this bit overrides Pin 81 (nIO16), forcing all bus accesses to 16-bit. Use this bit to access a 16-bit peripheral which
does not generate nIO16.
Bit 1:D16
This bit controls the bus width of the DMA cycles. 1 selects 16-bit, 0 selects 8-bit. nIO16 and F16 are ignored during DMA
cycles.
Bit 2:DMAEN
This bit must be set for the DMA state machine to recognize DREQs. This bit will be automatically cleared when the DMA
is complete.
Bit 3:DIREC
This bit controls the direction of DRAM - BUS DMA cycles. 1 selects a write from DRAM to BUS, 0 selects a read from
BUS to DRAM.
Bit 4:PDMA
Setting this bit enables the psuedo-DMA mode. In the PDMA mode DMA functions are performed, but CS is used instead
of DACK to qualify the bus cycles. Use the PDMA mode to DMA to or from a device which does not explicitly support DMA.
Bit 5:AUTOINC
Setting this bit causes the bus address (A0-A7) to increment after every bus access.
Bit 6:INTEN
Setting this bit enables the interrupt latch.
Bit 7:INTCLR
Writing a 1 to this bit will clear any pending interrupt. This bit always reads 0.
DRAM BUFFER SIZE REGISTER - 0101 (Read/Write)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DMA DRAM BUFFER SIZE
HOST DRAM BUFFER SIZE
This register determines the size of the DRAM buffers, both for DMA DRAM and Host DRAM accesses. The buffer sizes
are encoded as follows:
0001
=
2
Bytes
1001
=
512
Bytes
0010
=
4
Bytes
1010
=
1 K
Bytes
0011
=
8
Bytes
1011
=
2 K
Bytes
0100
=
16
Bytes
1100
=
4 K
Bytes
0101
=
32
Bytes
1101
=
8 K
Bytes
0110
=
64
Bytes
1110
=
16 K
Bytes
0111
=
128
Bytes
1111
=
32 K
Bytes
1000
=
256
Bytes
0000
=
64 K
Bytes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com