TMS320VC5501 datasheet(106/193 Pages) TI

106 / 193 page

Functional Overview

106

December 2002 − Revised November 2004

SPRS206H

3.13.2

DPORT Interface

The DPORT interfaces the CPU to the EMIF module. The DPORT is capable of enabling write posting on the

EMIF module. Write posting prevents stalls to the CPU during external memory writes. Two write posting

registers, which are freely associated with E and F bus writes, exist within the DPORT and are used to store

the write address and data so that writes can be zero wait state for the CPU. External memory writes will not

generate stalls to the CPU unless the two write posting registers are filled. Write posting is enabled by setting

the WPE bit of the DCR to 1.

The EMIFTO bit of the DERR is used to indicate that a CPU, DMA, HPI, or IPORT access to external memory

has generated a time-out error. The time-out error feature is enabled through the EMIFTOEN bit of the

Time-Out Control Register (TOCR). This function is not recommended during normal operation of the 5501.

The DPORT can be placed into idle through the EMIFI bit of the Idle Control Register (ICR) and executing the

IDLE instruction. When the DPORT is in idle, it will stop accepting new EMIF requests. If there is a request

from the CPU or the EMIF, the DPORT will not respond and hang. The ICR register will generate a bus error

if the DPORT is idled without the CPU or Master Port domains being in idle.

3.13.2.1 DPORT Configuration Register (DCR)

The DPORT Configuration Register bit layout is shown in Figure 3−46 and the bits are described in

Table 3−50.

Reserved

R, 00000000

WPE

Reserved

R/W, 0

R, 0000000

LEGEND: R = Read, W = Write, n = value at reset

Figure 3−46. DPORT Configuration Register Layout (0x0200)

Table 3−50. DPORT Configuration Register Bit Field Description†

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

Reserved

15−8

00000000

Reserved

WPE

R/W

Write Posting Enable bit†

WPE = 0:

Write posting disabled

WPE = 1:

Write posting enabled

Reserved

6−0

0000000

Reserved

† Write posting should not be enabled or disabled while the EMIF is conducting a transaction with external memory.

TMS320VC5501 Datasheet(PDF) 106 Page - Texas Instruments

TMS320VC5501 Datasheet(HTML) 106 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL